Research Directions: Cyber-Physical Systems

www.cambridge.org/cbp

A proposed conceptual architecture for time-sensitive software-systems

Frank J. Furrer

Faculty for Computer Science, Technical University of Dresden, Dresden, Germany

Abstract

Many mission-critical systems today have stringent timing requirements. Especially for cyber-physical systems (CPS) that directly interact with real-world entities, violating correct timing may cause accidents, damage or endanger life, property or the environment. To ensure the timely execution of time-sensitive software, a suitable system architecture is essential. This paper proposes a novel conceptual system architecture based on well-established technologies, including transition systems, process algebras, Petri Nets and time-triggered communications (TTC). This architecture for time-sensitive software execution is described as a conceptual model backed by an extensive list of references and opens up several additional research topics. This paper focuses on the conceptual level and defers implementation issues to further research and subsequent publications.

Impact Paper

Cite this article: Furrer FJ (2025). A proposed conceptual architecture for time-sensitive software-systems. *Research Directions: Cyber-Physical Systems*. **3**, e4, 1–14. https://doi.org/10.1017/cbp.2025.10002

Received: 3 November 2024
Revised: 4 April 2025
Accepted: 11 June 2025

Keywords:
mission-critical system; dependable timing implementation; time-aware conceptual architecture

Corresponding author: Frank J. Furrer; Email: frank.j.furrer@bluewin.ch

Time in computing

Time is a fascinating concept. Much has been thought and written about the physics of time (e.g., Muller, 2016), the philosophy of time (e.g., Power, 2021), the measurement of time (e.g., Struthers, 2024) and the history of time (e.g., Hawking, 2015). In computing, time has precise meanings (Furia et al., 2012; Buttazzo, 2023), such as:

(1) The time elapsed between an event and the completion of the correct response (Latency);
(2) The maximum time guaranteed for a program to execute (Worst-case execution time, WCET);
(3) The maximum time allowed for the execution of a process or a function (Before a time-out);
(4) The maximum time for a process to wait for an event, a response or a message (Synchronization);
(5) The time interval between measurement values received from a sensor (Input sampling rate);
(6) The time interval between outputs to an actuator (Output sampling rate);
(7) The trigger times to start a process (Either absolute from Coordinated Universal Time (UCT) or relative to another event or process);
(8) Relative timing: Before, not before, after (For events, messages, actions, process start and so on);
(9) . . . and other timing requirements or timing relationships.

Timing is a serious specification responsibility. In cyber-physical systems (CPSs), strict adherence to correct timing requirements is a decisive safety property. Therefore, time-sensitive software is crucial for safety-critical CPSs!

State of the art

The work on reference architectures for CPSs (e.g., Nakagawa and Antonino, 2024) is not new. Several such architectures have been proposed and are well documented, for example, generic architectures, such as: CPS 5 Components Architecture (Ahmadi et al., 2021), 8C architecture (Sony, 2020), NIST Framework for CPSs (Griffor et al., 2017; NIST, 2017). Or domain-specific architectures, such as: AUTOSAR (https://www.autosar.org/; Rajeev et al., 2012), Integrated Modular Avionics (IMA Architecture, Gaska et al., 2015). Some architecture-centric standards, such as ISO 26262 (see, e.g., Debouk, 2019) and IEC 61499 (see, e.g., Thramboulidis, 2010; Yoong et al., 2013, 2016), are highly useful. However, these works treat timing as a *quality attribute* (= measurable or testable characteristics of a system, such as availability, reliability, usability or scalability) and not as a *correctness property* of the system (= formal requirement that defines and assures the system's expected behavior), (Lee and Woodcock, 2023).

A different approach to handling time is the use of temporal logic. Many types of temporal logic systems exist (e.g., 16 of them are explained in Bellini et al., 2000). Temporal logic extends

© The Author(s), 2025. Published by Cambridge University Press. This is an Open Access article, distributed under the terms of the Creative Commons Attribution licence (https://creativecommons.org/licenses/by/4.0/), which permits unrestricted re-use, distribution and reproduction, provided the original article is properly cited.

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.




Figure 1. Context for time-sensitive software.

classical logic by defining temporal operators, allowing engineers to model and reason about the behavior of systems over time. Using temporal logic is a powerful methodology in software engineering, applicable to the specification, verification and design of programs, algorithms and databases (e.g., Bolc and Szalas, 1995; Furia et al., 2012; Kröger and Merz, 2008). Temporal logic expresses timing well, but cannot define and express the system architecture (Structure, relationships, attributes).

A different, generic, layered architecture has been proposed by Ungureanu and Sander (2017). Their proposal utilizes different constructs, including the tagged signal model, the functional programming paradigm and algorithmic skeletons. An additional framework is developed by Abdellatif et al. (2010) and Buckl et al. (2010), focusing on timing and safety.

The progress of this paper is a *conceptual* architecture with explicit, formalized, verifiable timing at all levels of the architecture and all steps of the lifecycle of the CPS:

Elevating timing from a *quality attribute* (= measurable or testable characteristics of a system, such as availability, reliability, usability or scalability) to a *correctness property* of the system (= formal requirement that defines and assures the system's expected behavior);

Proposing a layered architecture that respects the proven, well-documented architecture principles, such as layering, partitioning, modularization, loose coupling, separation of concerns and so on. (Furrer, 2019, 2022);

Combines accepted constructs for timing definition, verification and implementation (Process algebra, transition systems, Petri Nets, TTCs.

Introduction and context

The context for time-sensitive software is shown in Figure 1. It consists of 6 elements:

The functional processes: These processes specify the functionality of the system. Note that the term is mainly used for business processes, but technical functionality is also represented as a (functional) process. The symbol τ represents the timing requirements of the process. Note that complete and correct error- and exception-handling is an indispensable and integral part of the processes (e.g., Öztemür, 2015);

The components (programs) implementing the functionality;

The execution platforms (processors, memory, communications, databases and so on): Note that most of today's CPSs are distributed systems, that is, they have more than one execution platform. Such systems are referred to as systems-of-systems. The different execution platforms communicate with each other – they are linked by one or several communication channels;

The interprocess-communication: The processes exchange information and flow control (such as synchronization, checkpoints);

Mechanism for the process orchestration. Start, stop or interrupt processes, for example, following an event, a message, a timing or a schedule;


The connection to the real world: Sensors to read information, and actuators to control the physical world.

Layered architecture proposal

Context: All development and evolution mechanisms for time-sensitive software – from specification to operation – must have the proper constructs for correctly handling time. Unfortunately, most of today's methodologies and tools lack a consistent and verifiable handling of time – and are thus only of limited use for developing and verifying time-sensitive software.

Figure 2 is an attempt at a conceptual end-to-end architecture for time-sensitive software. Please note that this first sketch is a conceptual proposal and leaves open points for future research.

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.



https://www.researchgate.net/figure/Simple-architecture-of-time-triggered-shared-clock-scheduler_fig1_308611848

Figure 2. Layered architecture proposal.

Figure 2 proposes six architecture layers, each one with formal constructs to handle time explicitly:

The specification, modeling and verification layer (Top layer): For this layer, a process algebra is used. Process algebra is a formal calculus for specifying, modeling and verifying transition processes (DeNicola, 2011; Aldini et al., 2009; Fokkink, 1999; Chao, 2015). Some process algebras include the formal constructs for timing (e.g., Baeten and Middelburg, 2001, 2002; Wang, 2002; Wolf, 2002);

The system architecture layer: Describes the parts (= components), their composition (= structure) and their relationships (= interactions). As a composition model, "Petri Nets for Modeling of Large Discrete Systems" (Davidrajuh, 2021) is utilized;

The software architecture layer: As the component model providing the functionality, "Petri Modules" and "Inter-modular connectors" (IMC) (Davidrajuh, 2021) are selected. The Petri modules are enriched with timing constructs (Popova-Zeugmann, 2016; Liu, 2022);

The execution infrastructure layer: All software runs on the execution infrastructure layer. This layer encompasses all hardware, software systems and communication elements. Again, an execution infrastructure that is time-aware, that is, can provide execution timing guarantees, must be provided. The infrastructure of choice is the "Time-Triggered Communications" (TTC) (Obermaisser, 2012; Kopetz and Steiner, 2022; Kopetz and Bauer, 2003; Maier et al., 2002; Rushby, 2005; Buttazzo, 2023);

In addition, two *transformation layers* are required. Transformation Layer A translates the verified specification model into the Petri Net specifications. Note that the system architecture (Petri Net structure) is designed before the transformation A. Transformation layer B maps the timed functionality of the Petri Nets to the TTA schedule, that is, to the execution infrastructure.

Concurrency and latency

The two most challenging topics in implementing time-critical CPS are *concurrency* (e.g., Gorrieri and Versari, 2015) and *latency* (e.g., Kopetz and Steiner, 2022). In a modern CPS, many applications share common resources, such as CPUs, memory, external storage and communications channels, that is, parallel access to shared resources (Figure 3). This concurrency may result in one application or process influencing the timing of another application or process, sometimes adversarially, such that timing requirements may be violated, such as response times prolongated! If concurrency is not handled correctly, non-determinism can occur – delivering different results from a program run because of interference by concurrency (Gorrieri and Versari, 2015).

The second topic is latency (Figure 3): In a classical architecture implementation, there are many sources of latency: Operating system functions, scheduling, communications delays, shared memory access retardation, queuing and so on. Some of these delays may be unpredictable and can behave statistically. For dependable time-sensitive software, concurrency and latency must be identified, quantified and adequately managed. The proposed architecture in Figure 2 is designed to strongly support this objective.

Process algebra

Context: For the specification, verification and modeling of the time-aware functional processes in the system (Top level layer of Figure 2), the methodology of Process Algebras with Time is chosen (e.g., Baeten and Middelburg, 2001, 2002; Wang, 2002). Process algebras are formalisms for specifying interactions (synchronization, flow control, semaphores and so on) between concurrent processes. Modern process algebras evolved from the idea of formalizing communicating processes. The seminal contribution is the paper "A Calculus of Communicating Systems (CSS)" (Milner, 1980). In the following years, several new Process Algebras were developed (e.g., Baeten, 2005; Bergstra and Klop, 1984; Hoare, 1985). The early process algebras had no explicit and formal notion of timing. Timing was introduced later (e.g., Nicollin and Sifakis, 1991). Today, process algebras with fully formalized timing exist (e.g., Baeten and Middelburg, 2001, 2002; Wang, 2002). A process algebra defines a set of operators for the interaction of concurrent processes. A process algebra with time has additional operators for formally handling time.

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.




Figure 3. Concurrency and latency in a computing system.

Many process algebras with rich literature are in use today (e.g., Aceto, 2003). So far, no favorite, widely accepted and used process algebra exists. Process algebras are selected for the task at hand. For the widespread use of process algebras in industry, standardization by an industry body would be highly beneficial. A first attempt is the ISO standardization of a process algebra for communication protocols (Bolognesi and Brinksma, 1968; ISO, 2001).

Transition processes

Context: Process algebras require modeling the functionality of processes as transition systems (e.g., Demri et al., 2016; Gorrieri and Versari, 2015).

Transition systems have states. An action triggers the transition from one state to another. States and actions include explicit timing requirements in their specifications (Figure 4a, the symbol represents the timing). The theory of state machines is well-known and provides sufficient formality (e.g., Börger and Stärk, 2013).

Figure 4b shows the example of a vending machine that is often used as a (much simplified) transition system. It has five states: Q_1 (= «Waiting for coin»), Q_2 (= «Waiting selection»), Q_3 (= «Coffee»), Q_4 (= «Tea») and Q_5 (= «Error»). The transitions are represented by arrows, including time-out after coin insertion and pressing both buttons simultaneously.

Timed Petri modules and inter-modular connectors

Context: Several realizations of the Petri Net idea exist. The one best suited for this architecture has been developed by Reggie Davidrajuh (https://www.davidrajuh.net/reggie/). It is applicable to large discrete systems and allows arbitrary system structures.

The functionality and quality properties of the system are implemented using "Timed Petri Modules" (Popova-Zeugmann, 2016; Wang, 1998) and "Inter-Modular Connectors" (Davidrajuh, 2021, Figure 5).

The Timed Petri Modules feature all the constructs and properties of Petri Modules with time (e.g., Girault and Valk, 2010). They implement the functionality and data. The interconnections of the Petri Modules specified by the process algebra are implemented by the IMC. These two building blocks give the architecture designer a high level of flexibility and allow any structure (not only hierarchical) to be defined.

The process algebra does not specify the system architecture. The distribution of functionality to the individual Petri Modules (Partitioning, cohesion and coherence and so on), the coupling of the Petri Modules by the IMC (Interfaces, loose coupling and so on) must be designed by a specialized system/software architect. Fortunately, proven, well-documented architecture principles and patterns (Figure 6) are available to construct a dependable, maintainable and evolvable architecture (e.g., Murer et al., 2014; Furrer, 2019, 2022, Transformation Layer A below).

Transformation Layer A

Context: While the four functional layers in Figure 6 use well-known, well-documented and proven technologies (Such as transition processes, process algebras, timed Petri Nets, the IMC composition model and TTCs, the two transformation layers are new concepts. The transformation layer A maps a timed transition system onto a timed Modular Petri Net. Although some literature exists on this specific topic (e.g., Badouel et al., 2015; Devillers et al., 2022; Best et al., 2024; Cortadella et al., 1995; Goltz, 1990), this

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.




Figure 4. Transition systems.




Figure 5. Timed Petri modules and inter-modular connectors.

transformation layer becomes a research topic – especially concerning timing implementation.

The transformation layer A has two transformation paths (Figure 7):

Transformation Path 1 (Architecture, Figure 7):

The structural organization of the modular Petri Nets is of the highest importance, that is, strict adherence to proven architectural principles, such as modularization, correct partitioning (respecting cohesion and coherence), loose coupling and separation of concerns (e.g., Furrer, 2019; Platzer, 2018). This design of the adequate structure is independent of the formal specification of the system and must be carried out by very experienced software architects. Transformation path A requires a strong architecture governance in the IT organization (e.g., Murer et al., 2014; Bell, 2023). Once the Petri Modules/IMC structural architecture has been defined, the states and transitions that are to be encapsulated by each Petri Module are selected (Figure 7). Once all states, transitions and quality properties are transferred from the timed transition system to the timed Petri Module system, the duty of transformation path 1 is completed. Today, transformation Path 1 is state-of-the-art in methodology and architecture knowledge.

Transformation Path 2 (Timing, Figure 7*):*

Timed transition systems (e.g., Furia et al., 2012, chapters 7.3 & 7.4; Henzinger et al., 1991; Hale et al., 1994) and timed Petri Nets have different formal notations for time representation (e.g., Furia et al., 2012, chapter 8; Wang, 1998; Penczek and Pólrola, 2006). These different notations have differing expressiveness, and suitable notations must be selected for this application.

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.




Figure 6. Software architecture.




Figure 7. Elements of the Transformation Layer A.

The transformation path 2 transcribes the transition system timing information to the Petri Net timing information (e.g., Best et al., 1998), including all constraints. Promising initial work has been done on such transformations (e.g., Khomenko et al., 2022; Huang et al., 2012), but more consolidating research is needed for this transformation path, focused on the proposed architecture.

Transformation Layer B

Context: The responsibility of the transformation layer B is to select one or more Petri Modules and use them to form a task (Figure 8). This includes correctly transforming not only the functionality and data, but also the timing and the quality properties.

The transformation layer B has two transformation paths (Figure 8):

Transformation path 3 (Architecture):

Transformation path 3 selects one or several coherent Petri Modules, allocates them to specific tasks and uses the IMCs to define the relationships from task to task and from task to the environment. While the adequate architecture (structure, relationships) has already been defined by transformation path 1, the transfer of functionality/data/relationships/quality attributes from

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.




Figure 8. Elements of the Transformation Layer B.

the Petri Module system to the task universe by the transformation path 3 must at least preserve – preferably improve – the quality of the software architecture. This means, again, strict adherence to proven architectural principles and patterns, such as modularization, correct partitioning (respecting cohesion and coherence), loose coupling and separation of concerns and so on. (e.g., Furrer, 2019; Richards and Ford, 2025; Martin, 2017; Cervantes, 2024; Khononov, 2025; Fettke and Reisig, 2022). Once all Petri Modules/IMC are transferred to the task structure, the duty of transformation path 3 is completed. Today, transformation Path 3 is state-of-the-art in terms of both methodology and architecture knowledge.

Transformation path 4 (Timing):

Transformation path 4 transfers the timing specifications from the Petri Net module system to the task universe, that is, to the implementation level. Timing in Petri Nets is introduced associated with places, transitions or both. Some work has been done on software implementations of timed Petri Nets (e.g., Girault and Valk, 2010, Chapters 20 & 21; Ferscha, 1994; Barad, 2016; Moreno and Salcedo, 2006; Andrezejwski, 2001). However, neither approach is sufficient for the application to the transformation path 4. Therefore, transformation Path 4 needs more research, specifically directed to the proposed architecture.

. . . and one feedback path (Timing adjustments): Timing Feedback:

The applications prescribe the timing requirements for the system (Processes in Figure 1). At the moment of timing specification, there is no guarantee that their successful implementation will be feasible (e.g., Klemm and Cownie, 2021; Philippou and Sokolsky, 2007). The following obstacles may appear:

- Some tasks may have an unexpectedly large WCET;
- The task system is not schedulable (TTA);
- The physical communications channel's transmission times negatively impact timing;
- The system does not provide sufficient resources to handle concurrency and latency;
- Correct error and fault handling require more resources than expected; and so on.

If the timing cannot be implemented in the real CPS, three resorts are possible:

I. Weaken the initial timing requirements (if the applications/processes allow it);
II. Try to modify the architecture (Structure, relationships);
III. Provide more implementation resources.

Once the complete system of timed Petri Net modules has been transferred into tasks and their relationships and the feasibility of the implementation has been assured, the mission of transformation layer B is complete.

Time-Triggered Protocol (TTP) – Time-Triggered Architecture (TTA)

The time-triggered architecture (TTA) defines a fault-tolerant execution platform for large, distributed, embedded real-time systems in mission- and safety-critical cyber-physical applications, such as avionics (e.g., Fuhrmann et al., 2006). It is based on the time-triggered model of computation (Kopetz, 1998; Kopetz, 2017) and introduces the paradigm of TTCs (e.g., Kopetz and Bauer, 2003; Obermaisser, 2012; Kopetz and Steiner, 2022; Maier et al., 2002; Rushby, 2005; Buttazzo, 2023). The basic concepts of TTA are shown in Figure 10. Note that the TTC is a paradigm for electronic information exchange (as opposed to the event-triggered communications), TTP is the implementation and the TTA

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.




Figure 9. Transformation layers and runtime system.




Figure 10. Time-triggered architecture.

includes in addition system components, such as scheduler, redundant communication channel, global time synchronization and so on (Figure 10).

The Figure 10 introduces the following elements (From lowest to highest):

(1) A redundant communication bus that allows the exchange of messages. Initially, Time Division Multiple Access (TDMA)-scheme was used in the TTP. Later – forced by industry standardization – TTP was implemented on top of more communication schemes, such as Control Area Network (CAN) (Führer et al., 2000), Ethernet (Kopetz et al., 2005) and FlexRay (Shaw and Jackman, 2008);

(2) TTP, managing the exchange of messages between the N nodes in the network, are implemented on top of the two communication channels, providing the necessary

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.

redundancy for safe operation. TTP provides fault-tolerant message transport with a fixed schedule at known times and minimal jitter by employing a TDMA (= Time-Division Multiple Access) strategy;
(3) A protocol to establish a global, synchronized time in all the nodes. TTA provides system-wide, fault-tolerant and distributed clock synchronization, establishing a global time base without relying on a central time server.
(4) The runtime systems in each node, that is, a set of tasks governed by a scheduler.
(5) Several algorithms for system functions (Obermaisser, 2012, Chapter 4):
   a. Clock synchronization,
   b. Startup and Restart,
   c. Diagnostic Services,
   d. Error Detection and Fault Isolation,
   e. Configuration Service,
   f. Schedule Generation and Schedulability Analysis
(6) The interfaces for the interaction of the tasks with the physical world (Sensors, Actuators).

The TTP is a deterministic, verifiable, well-analyzed message exchange scheme for fault-tolerant, distributed systems (e.g., Rushby, 2002). Therefore, it forms a predictable foundation for the execution platform in Figure 6.

Worst-Case Execution Time (WCET)

Each program (= a piece of code) has a worst-case execution time (WCET, e.g., Lokuciejewski, 2011). The WCET of a program is the maximum amount of time the program could take to execute on a specific execution platform, that is, the longest path through the program. Unfortunately, the WCET determination corresponds to the halting problem and is therefore not generally solvable. Estimation methods, such as simulation and code analysis (e.g., Franke, 2016; Ferdinand and Heckmann, 2004), must be used to obtain valuable results. For time-sensitive software, the WCET of each program/module/task must be determined with sufficient accuracy (e.g., Wolf, 2002).

Runtime system and task scheduling

The resulting runtime system is shown in Figure 9. It consists of a set of tasks, system- and communications software, a computing platform (today often a cached, multicore CPU), the TTC bus and a task scheduler. The scheduler orchestrates the sequence of execution of the tasks in the distributed nodes of the system.

Except for the scheduling, all elements of the conceptual architecture in Figure 6 have been chosen due to the predictability and verifiability of their correct timing behavior. Scheduling, preemption and resource sharing may cause timing uncertainties and must be analyzed and implemented very carefully. A rich literature related to building, verifying and operating predictable, hard real-time computing platforms exists (e.g., Buttazzo, 2023; Gliwa, 2022; Obermaisser, 2012 [Chapter 15]; Ayman et al., 2009; Antolak et al., 2023). There is no space to handle this topic, only to raise awareness.

CPSs need global time, that is, a system-wide, precise and synchronized common physical time scale in all elements of the CPS (Shrivastava et al., 2016; Broman et al., 2013; Rajeev et al., 2012). In the conceptual architecture of Figure 2, the TTA provides the global clock (Figure 10; Obermaisser, 2012, Chapter 4).

Mixed-criticality systems

Many CPSs are "mixed-criticality systems," that is, they contain time-sensitive processes/parts and non-time-sensitive processes/parts. The system design must be based on solid partitioning and loose, monitored coupling between the two criticality regions.

Timing verification

The final truth of timing correctness lies in the runtime system (Lowest layer in Figure 6). Only if the runtime system strictly adheres to all timing specifications in all operating conditions can it be qualified as safe. The strong formalism and model-checking capabilities of the 3 top layers in Figure 6 ensure high confidence in the system timing conformance with the specifications because of the formal verification. Process algebras, transition systems and Petri Nets allow the verification of their timing properties (e.g., Becker, 2020; Willemse, 2003; Camargo, 1998; Corradini et al., 1999; Philippou and Sokolsky, 2007; Penczek and Pólrola, 2006; Wolf, 2002).

Timing verification on the lowest layer in Figure 6 (Runtime system) requires measurements, tracing, statistics, analysis and assessment (e.g., Rohr, 2015; Becker, 2020). Runtime verification, especially for the timing, is a challenging task but sufficiently researched (e.g., Colombo and Pace, 2022).

Real-Time Calculus (RTC)

A promising development for formalizing the timing behavior and formal verification of the runtime system is the RTC (e.g., Guan, 2018; Thiele et al., 2000; Two Examples in: Chokshi and Bhaduri, 2010; Bazzal et al., 2020). The key concept in RTC is the Greedy Processing Component (GPC, Figure 11). The GPC accepts input events, launches the appropriate processing and outputs the processed event stream. The event streams are formalized by arrival curves based on the number of events arriving at an interval (one for the lower bound, the other for the upper bound). The resources consumed to process the input events are also formalized by service curves based on the amount of resources consumed in an interval Δ, one for the lower bound, the other for the upper bound.

For the arrival and service curves, operators are defined to build compositions of GPCs and thus describe systems of arbitrary complexity. The benefits of the RTC include the formalism for determining bounds for execution, communication, queues and buffer sizes. Additionally, the schedulability of multitasking software systems can be determined using RTC.

Runtime monitoring

As a last defense against timing violations, runtime monitoring can be used. Whereas runtime verification aims to check specific parameters of the program execution, such as the execution times of a set of tasks, runtime monitoring supervises the system in order to detect anomalous or dangerous behavior. If anomalous behavior is detected, the system may automatically take protective actions, thus trying to avoid safety accidents or security incidents. Machine learning algorithms are often used for anomaly detection. (e.g., Furrer, 2023).

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.




Figure 11. RTC key concept – Greedy Processing Component (GPC).

Results

Strict adherence to timing requirements is a crucial precondition for the safety of CPSs. Therefore, the software controlling the CPS becomes time-sensitive. The conceptual system architecture is the foundation for the assurance of timing requirements in a CPS. Only an adequate system architecture allows the formal specification, verification, modeling and implementation of timing requirements on all levels and for all process steps.

This paper proposes a novel timing-aware architecture composed of well-known technologies: process algebra for modeling transition processes, Petri Nets for implementation and TTCs as the execution platform. The timing-aware 4-layer architecture is presented as a conceptual 4-layer model. From this model, many research topics follow.

Open questions and future work

- Develop a complete and consistent metamodel to ensure the conceptual integrity of all layers in Figure 2 (e.g., Gonzalez-Perez and Henderson-Sellers, 2008)
- Choose and agree on a semantic and notation for a suitably timed process algebra. Codify it as an industry standard;
- Choose and agree on a semantic and notation for timed transition systems. Propose it as an industry standard;
- Choose and agree on a semantic and notation for a timed Petri Nets (Preferably based on Davidrajuh, 2021). Propose it as an industry standard;
- Develop, discuss and document a modeling methodology for systems based on Figure 6 (Metamodel, notation, semantics, graphical representation and so on);
- Define a methodology, principles and metrics for the transformation layer A;
- Define a methodology, principles and metrics for the transformation layer B;
- Integrate the formalism of RTC into the architecture of Figure 6;
- Investigate the applicability of the (possibly extended) conceptual architecture of Figure 2 to continuous and hybrid CPSs (e.g., David et al. and Alla, 2010; Gu and Dong, 2005; Bera et al., 2014);
- Demonstrate the capability of the conceptual architecture (Figure 2) for closed-loop CPS (e.g., Pasandideh et al., 2022; Núñez-Alvarez et al., 2023);
- Does the conceptual architecture (Figure 2) have the capability to generate the most efficient solution regarding resources? (Rodriguez et al., 2013; Jarabo, 2024; Shi et al., 2023); How?
- Is adding more resources until timing constraints can be satisfied always feasible?

Conclusions

For mission-critical CPSs, the correct specification, implementation and execution of complete timing specifications is a *correctness property* rather than a *quality attribute*. To answer this challenge, the underlying system architecture must provide formal, verifiable and complete timing constructs on all levels. This paper proposes a novel, four-layer architecture with sufficient formalism based on established technologies to handle and verify timing in a CPS.

Data availablity statement. Data availability does not apply to this article as no new data were created or analyzed in this study.

Acknowledgments. First and foremost, I would like to extend my sincere thanks to my colleagues and students at the Computer Science Faculty of the Technical University of Dresden, Germany. In my ten years of teaching, they enabled me to gain extensive knowledge in many new areas. Next, I would like to extend my sincere thanks to all the authors (listed in the references) who provided the knowledge base for this paper. Special thanks are due to Prof. Dr. Hermann Kopetz (Technical University of Vienna) for numerous discussions on real-time systems and their architecture. Finally, I thank Mónica Moniz and Ellie Pilat (from Cambridge University Press, UK) and Jim Woodcock (University of York, UK) for their valuable support during the preparation of this paper, as well as the two reviewers: (1) Associate Professor Arvind

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.

Easwaran, Nanyang Technological University, Singapore (named with permission) and (2) Professor Partha Roop, University of Auckland, New Zealand (also named with permission) who significantly improved the content and quality of this paper.

Author contributions. The author is the only contributor to this paper.

Funding statement. This research received no specific grant from any funding agency, commercial or not-for-profit sectors.

Competing interests. The author has no conflicts of interest.

Ethical approval. Ethical approval and consent are not relevant to this article type.

Connections references

Lee EA, Woodcock J (2023) Time-sensitive software. *Research Directions, Cyber-Physical Systems* **1**. Cambridge University Press, Cambridge, UK. https://doi.org/10.1017/cbp.2023.1.

References

Abdellatif T, Combaz J and Sifakis J (2010) Model-based implementation of real-time applications. In *EMSOFT'10: Proceedings of the Tenth ACM International Conference on Embedded Software*, pp. 229–238. https://doi.org/10.1145/1879021.1879052.

Aceto L (2003) Some of my favourite results in classic process algebra. BRICS Notes Series NS-03-2. University of Aarhus, Aarhus, Denmark. ISSN 0909-3206. Available at https://www.brics.dk/NS/03/2/BRICS-NS-03-2.pdf.

Ahmadi A, Cherifi C, Cheutet V and Ouzrot Y (2021) A review of CPS 5 components architecture for manufacturing based on standards. In 11th IEEE International Conference on Software, Knowledge, Information Management and Applications (SKIMA 2017), Colombo, Sri Lanka. Available at https://www.researchgate.net/publication/224264704_Design_and_architectures_for_dependable_embedded_systems.

Aldini A, Bernardo M and Corradini F (2009) *A Process Algebraic Approach to Software Architecture Design*. London, UK: Springer Verlag. https://doi.org/10.1007/978-1-84800-223-4.

Andrezejwski G (2001) Timed petri nets for software applications. In The International Workshop on Discrete-Event System Design, DESDes'01, June 27-29, 2001, Przytok near Zielona Gora, Poland. Available at https://www.iie.uz.zgora.pl/iie_archiwum/desdes01/files/ref/I-9.pdf.

Antolak E and Pulka A (2023) Validation of task scheduling techniques in multithread time predictable systems. *IEEE Access, New York, NY, USA*. https://doi.org/10.1109/ACCESS.2023.3275437.

Badouel E, Bernardinello L and Darondeau P (2015) Synthesis of P/T-nets from finite initialized transition systems. In Badouel E, Bernardinello L and Darondeau P (eds), *Petri Net Synthesis*. Berlin, Germany: Springer Verlag. https://doi.org/10.1007/978-3-662-47967-4.

Baeten JCM and Middelburg CA (2001) Process algebra with timing - real-time and discrete time. In Bergstra JA, Ponse A and Smolka SA (eds), *Handbook of Process Algebra*. Amsterdam, The Nederlands: Elsevier Science B.V., pp. 627–684.

Baeten JCM and Middelburg CA (2002) *Process Algebra with Timing*. Berlin, Germany: Springer Verlag.

Baeten JCM (2005) A brief history of process algebra. *Theoretical Computer Science Journal* **335**(2-3), 131–146. Elsevier B.V., Amsterdam, The Netherlands. https://doi.org/10.1016/j.tcs.2004.07.036.

Barad M (2016) Petri nets—a versatile modeling structure. *Applied Mathematics* **7**(9). http://doi.org/10.4236/am.2016.79074.

Bazzal M, Krawczyk L, Govindarajan RP and Wolff C (2020) Timing analysis of car-to-car communication systems using real-time calculus - a case study. In The 5th IEEE International Symposium on Smart and Wireless Systems within the International Conferences on Intelligent Data Acquisition and Advanced Computing Systems, 17-18 September 2020, Dortmund, Germany. Available at https://www.researchgate.net/figure/A-Greedy-Processing-Component-GPC-element-transforms-the-input-pairs-of-arrival-and_fig2_347867475.

Becker M (2020) Towards Source-Level Timing Analysis of Embedded Software Using Functional Verification Methods. PhD Thesis, *Fakultat fur Elektrotechnik und Informationstechnik der Technischen Universitat Munchen, Munich Germany*. Available at https://mediatum.ub.tum.de/doc/1506241/1506241.pdf.

Bell M (2023) *Software Architect*. Hoboken, NJ, USA: John Wiley & Sons Inc.

Bellini R, Mattolini P and Nesi P (2000) Temporal logics for real-time system specification. *ACM Computing Surveys (CSUR)* **32**(1), 12–42. Available at https://doi.org/10.1145/349194.349197.

Bera D, Van Hee KM and Nijmeijer H (2014) Modeling hybrid systems with Petri nets. In 4th International Conference on Simulation and Modeling Methodologies, Technologies and Applications, SIMULTECH 2014 - Vienna, Austria, 28.-30.4.2014. Available at https://research.tue.nl/en/publications/modeling-hybrid-systems-with-petri-nets.

Bergstra JA and Klop JW (1984) Process algebra for synchronous communication. Information and Control, Elsevier, Amsterdam, NL. Available at https://ir.cwi.nl/pub/1836/1836D.pdf.

Best E, Devillers R and Koutny M (1998) Petri nets, process algebras, and concurrent programming languages. In Reisig W and Rozenberg G (eds), Lectures on Petri Nets II: Applications. ACPN 1996. *Lecture Notes in Computer Science*, vol. 1492. Berlin, Heidelberg: Springer. https://doi.org/10.1007/3-540-65307-4_46.

Best E and Devillers R (2024) Synthesis of Petri nets from labelled transition systems. In Best E and Devillers R (eds), *Petri Net Primer - A Compendium on the Core Model, Analysis, and Synthesis*. Basle, Switzerland: Birkhäuser Verlag. https://doi.org/10.1007/978-3-031-48278-6_11.

Bolc L and Szalas A (eds, 2019/initially published in 1995) *Time & Logic - A Computational Approach*. Milton Park, Abingdon, UK: Routledge Revival.

Bolognesi T and Brinksma E (1968) Introduction to the ISO Specification Language LOTOS. Technical Report CNUCE-C.N.R., Pisa, Italy & University of Twente, Enschede, The Netherlands. Available at https://cadp.inria.fr/ftp/publications/others/Bolognesi-Brinksma-87.pdf.

Börger E and Stärk R (2013) *Abstract State Machines - A Method for High-Level System Design and Analysis*. Berlin, Germany: Springer Verlag.

Broman D, Derler P and Eidson JC (2013) Temporal issues in cyber-physical systems. *Journal of the Indian Institute of Science* **93**(3). Bangalore, India. Available at https://journal.iisc.ac.in/index.php/iisc/article/view/1686.

Buckl C, Gaponova I, Geisinger M, Knoll A and Lee EA (2010) Model-based specification of timing requirements. In *EMSOFT '10, Proceedings of the Tenth ACM International Conference on Embedded software. Scottsdale, Arizona, USA, October 24-29, 2010*, pp. 239–248. https://doi.org/10.1145/1879021.1879053.

Buttazzo G (2023) *Hard Real-Time Computing Systems - Predictable Scheduling Algorithms and Applications*, 4th Edn. Cham, Switzerland: Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-45410-3.

Camargo M (1998) Formal specification, verification, and simulation of time-dependent systems - a timed process algebra approach. *Electronic Notes in Theoretical Computer Science. Published by Elsevier Science BV, Amsterdam, Netherlands.* Available at https://www.academia.edu/123683998/Formal_Specification_Verification_and_Simulation_of_Time_Dependent_Systems_a_Timed_Process_Algebra_Approach.

Cervantes H and Kazman R (2024) *Designing Software Architectures - A Practical Approach*. Boston, USA: Pearson Education, Addison-Wesley.

Chao WS (2015) *A Process Algebra For Systems Architecture - The Structure-Behavior Coalescence Approach*. CreateSpace Independent Publishing Platform.

Chokshi DB and Bhaduri P (2010) Performance analysis of FlexRay-based systems using real-time calculus. In Proceedings of the 2010 ACM Symposium on Applied Computing - SAC'10, Sierre, Switzerland. Available at https://www.academia.edu/13201410/Performance_analysis_of_FlexRay_based_systems_using_real_time_calculus_revisited.

Colombo C and Pace GJ (2022) *Runtime Verification - A Hands-On Approach in Java*. Cham, Switzerland: Springer Nature Switzerland AG. https://doi.org/10.1007/978-3-031-09268-8.

Corradini F, D'Ortenzio D and Inverardi P (1999) On the relationship among four timed process algebras. *Fundamenta Informaticae* **38**(4), 377–395. IOS

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.

Press, IOS Press, Amsterdam, Netherlands. Available at https://content.iospress.com/articles/fundamenta-informaticae/fi38-4-03.

Cortadella J, Lavagno L, Kishinevsky M and Yakovlev A (1995) deriving petri nets from finite transition systems. *IEEE Transactions on Computers* **47**(8), 859–882. https://ieeexplore.ieee.org/document/707587.

David R and Alla H (2010) *Discrete, Continuous, and Hybrid Petri Nets*, 2nd Edn. Berlin, Germany: Springer Verlag. https://doi.org/10.1007/978-3-642-10669-9.

Davidrajuh R (2021) *Petri Nets for Modeling of Large Discrete Systems*. Singapore: Springer Nature Singapore. https://doi.org/10.1007/978-981-16-5203-5.

Debouk R (2019) Overview of the second edition of ISO 26262: Functional safety – road vehicles. *Journal of System Safety, Saint Paul, MS, USA* **55**(1). https://doi.org/10.56094/jss.v55i1.55.

Demri S, Goranko V and Lange M (2016) *Temporal Logics in Computer Science - Finite-State Systems*. Cambridge Tracts in Theoretical Computer Science, vol. **58**. Cambridge, UK: Cambridge University Press.

DeNicola R (2011) A gentle introduction to Process Algebras. IMT- Institute for Advanced Studies, Lucca, Italy. Available at https://www.pst.ifi.lmu.de/Lehre/fruhere-semester/sose-2013/formale-spezifikation-und-verifikation/intro-to-pa.pdf.

Devillers R and Tredup R (2022) Some basic techniques allowing petri net synthesis - complexity and algorithmic issues. *Fundamenta Informaticae* **187**(2-4). Petri Nets. Villeurbanne, France. Available at https://doi.org/10.48550/arXiv.2112.03605.

Ferdinand C and Heckmann, R (2004) aiT – worst-case execution time prediction by static program analysis. In Building the Information Society, IFIP 18th World Computer Congress Topical Sessions, 22–27 August 2004, Toulouse, France. NY, USA: Springer New York, pp. 377–383. https://doi.org/10.1007/b98986.

Ferscha A (1994) Concurrent execution of timed Petri nets. In Proceedings of Winter Simulation Conference, Lake Buena Vista, FL, USA, pp. 229–236. https://doi.org/10.1109/WSC.1994.717133.

Fettke P and Reisig W (2022) Modularization, composition, and hierarchization of petri nets with heraklit. German Research Center for Artificial Intelligence (DFKI), Saarbrücken, Germany. https://doi.org/10.48550/arXiv.2202.01830.

Fokkink W (1999) *Introduction to Process Algebra*. Berlin, Germany: Springer Verlag.

Franke B (2016) Embedded Systems - Lecture 11: Worst-Case Execution Time. The University of Edinburgh, Edinburgh, Scotland. Available at https://www.inf.ed.ac.uk/teaching/courses/es/PDFs/lecture_11.pdf.

Führer T, Müller B, Dieterle W, Hartwich F, Hugel R and Walther M (2000) Time-Triggered Communication on CAN (TTCAN), Draft for TC 22/SC3/WG1/TF6 (ISO 11898-4). *Robert Bosch Gmbh, Suttgart, Germany*. Available at https://www.jstor.org/stable/44718317.

Fuhrmann H, von Hanxleden R, Rennhack J and Koch J (2006) Model-based system design of time-triggered architectures - avionics case study. In 2006 IEEE/AIAA, 25th Digital Avionics Systems Conference, Portland, OR, USA. https://doi.org/10.1109/DASC.2006.313745.

Furia CA, Mandrioli D, Morzenti D and Ross M (2012) *Modeling Time in Computing*. Berlin, Germany: Springer Science & Business Media. https://doi.org/10.1007/978-3-642-32332-4.

Furrer FJ (2019) *Future-Proof Software-Systems - A Sustainable Evolution Strategy*. Wiesbaden, Germany: Springer Vieweg Fachmedien. https://doi.org/10.1007/978-3-658-19938-8.

Furrer FJ (2022) *Safety and Security of Cyber-Physical Systems - Engineering dependable Software using Principle-based Development*. Wiesbaden, Germany: Springer Vieweg Fachmedien. https://doi.org/10.1007/978-3-658-37182-1.

Furrer FJ (2023) Safe and secure system architectures for cyber-physical systems. *Informatik Spektrum* **46**, 96–103. https://doi.org/10.1007/s00287-023-01533-z.

Gaska T, Watkins C and Chen Y (2015) Integrated modular avionics — past, present, and future. *IEEE Aerospace and Electronic Systems Magazine* **30**(9), 12–23. https://doi.org/10.1109/MAES.2015.150014.

Gendy AKG (2009) Techniques for scheduling time-triggered resource-constrained embedded systems. Embedded Systems Laboratory. PhD Thesis, Department of Engineering, University of *Leicester, Leicester, UK*. Available at https://figshare.le.ac.uk/articles/thesis/Techniques_for_scheduling_time-triggered_resource-constrained_embedded_systems/10092473?file=18194459.

Girault C and Valk R (2010) *Petri Nets for Systems Engineering - A Guide to Modeling, Verification, and Applications*. Berlin, Germany: Springer Verlag.

Gliwa P (2022) *E: Embedded Software Timing - Methodology, Analysis, and Practical Tips with a Focus on Automotive*. Cham, Switzerland: Springer Nature Switzerland AG. https://doi.org/10.1007/978-3-030-64144-3.

Goltz U (1990) CCS and petri nets. In Guessarian I (ed.), *Semantics of Systems of Concurrent Processes. LITP 1990*. Lecture Notes in Computer Science, vol. **469**. Berlin, Germany: Springer. https://doi.org/10.1007/3-540-53479-2_14.

Gonzalez-Perez C and Henderson-Sellers B (2008) *Metamodelling for Software Engineering*. Chichester, UK: John Wiley & Sons.

Gorrieri R and Versari C (2015) *Introduction to Concurrency Theory - Transition Systems and CCS*. Cham, Switzerland: Springer International Publishing Switzerland. https://doi.org/10.1007/978-3-319-21491-7.

Griffor E, Greer C, Wollman D and Burns M (2017) Framework for Cyber-Physical Systems. Volume 1, Overview. *Special Publication (NIST SP), National Institute of Standards and Technology, Gaithersburg, MD, USA*. https://doi.org/10.6028/NIST.SP.1500-201.

Gu T and Dong R (2005) A novel continuous model to approximate time Petri nets - modelling and analysis. *International Journal of Applied Mathematics and Computer Science* **15**(1), 141–150. University of Zielona Góra, Poland. Available at https://www.amcs.uz.zgora.pl/?action=paper&paper=234.

Guan N (2018) *Techniques for Building Timing-Predictable Embedded Systems*. Cham, Switzerland: Springer International Publishing Switzerland. https://doi.org/10.1007/978-3-319-27198-9.

Hale RWS, Cardell-Oliver RM and Herbert JMJ (1994) Real-time safety critical systems. In *Towards Verified Systems*, vol. **2**. Amsterdam, The Netherlands: Elsevier, pp. 71–90. https://doi.org/10.1016/B978-0-444-89901-9.50013-6.

Hawking S (2015) *The Illustrated Brief History of Time*. New York, NY, USA: Bantam Books.

Henzinger T, Manna Z and Pnueli A (1991) Timed transition systems. In *Real-Time - Theory in Practice, Proceedings of the REX Workshop*, Mook, The Netherlands, June 3-7, 1991. LNCS, vol. 600. Berlin, Germany: Springer-Verlag. https://doi.org/10.1007/BFb0031984.

Hoare CAR (1985) *Communicating Sequential Processes*. Englewood Cliffs, USA: Prentice-Hall International. Available at ~https://www.cs.cmu.edu/~crary/819-f09/Hoare78.pdf.

Huang H, Jiao L, Cheung TY and Wak WM (2012) *Property-preserving Petri Net Process Algebra in Software Engineering*. Singapore, Singapore: World Scientific Publishing.

ISO (2001) International organization for standardization: ISO/IEC 15437:2001(en), information technology — enhancements to LOTOS (E-LOTOS). In Joint Technical Committee ISO/IEC JTC 1, Information Technology, Subcommittee SC 7, Software Engineering, Geneva, Switzerland. Available at https://www.iso.org/obp/ui/en/#iso:std:iso-iec:15437:ed-1:v1:en.

Jarabo JIR, Gómez-Martínez E, Kallwies H, Haustein M, Leucker M, Stolz V and Stünkel P (2024) Runtime verification of timed petri nets. In PNSE'24, International Workshop on Petri Nets and Software Engineering, Geneva, Switzerland, 2024. Available at https://ceur-ws.org/Vol-3730/paper07.pdf.

Khomenko V, Koutny M and Yakovlev A (2022) Slimming down petri boxes - compact petri net models of control flows. In 33rd International Conference on Concurrency Theory (CONCUR 2022). Leibniz International Proceedings in Informatics (LIPIcs), vol. 243. Schloss Dagstuhl – Leibniz-

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.

Zentrum für Informatik, pp. 8:1–8:16. https://doi.org/10.4230/LIPIcs.CONCUR.2022.8.

Khononov V (2025) *Balancing Coupling in Software Design - Universal Design Principles for Architecting Modular Software Systems*. Hoboken, NJ, USA: Addison-Wesley.

Klemm M and Cownie J (2021) *High-Performance Parallel Runtimes - Design and Implementation*. Berlin, Germany: Walter de Gruyter Gmbh.

Kopetz H (1998) The time-triggered model of computation. In *RTSS'98: Proceedings of the IEEE Real-Time Systems Symposium. IEEE Computer Society, New York, NY, USA*, pp. 168–177. https://dl.acm.org/doi/10.5555/827270.829023.

Kopetz H (2017) *The Time-Triggered Model of Computation*. Berkeley, USA: The Ptolemy Project, University of Berkeley. Available at https://ptolemy.berkeley.edu/projects/embedded/research/hsc/class.F03/ee249/publications/TTmodelofComp.pdf.

Kopetz H, Ademaj A, Grillinger P and Steinhammer K (2005) The Time-Triggered Ethernet (TTE) design. In *Proceedings of the Eighth IEEE International Symposium on Object-Oriented Real-Time Distributed Computing (ISORC'05)*, Seattle, WA, USA. Available at http://www.ann.ece.ufl.edu/courses/eel6686_15spr/papers/TTE_Design.pdf.

Kopetz H and Bauer G (2003) The time-triggered architecture. *Proceedings of the IEEE* **91**(1). doi: 10.1109/JPROC.2002.805821. Available at https://citeseerx.ist.psu.edu/document?repid=rep1&type=pdf&doi=5e461d6b54890ae3bce70334393560aa9235a769.

Kopetz H and Steiner W (2022) *Real-Time Systems - Design Principles for Distributed Embedded Applications*, 3rd edition. Cham, Switzerland: Springer Nature Switzerland. https://doi.org/10.1007/978-3-031-11992-7.

Kröger F and Merz S (2008) *Temporal Logic and State Systems*. Berlin, Germany: Springer-Verlag.

Lee EA and Woodcock J (2023) Time-sensitive software. *Research Directions, Cyber-Physical Systems* **1**. Cambridge University Press, Cambridge, UK. https://doi.org/10.1017/cbp.2023.1.

Liu G (2022) *Petri Nets - Theoretical Models and Analysis Methods for Concurrent Systems*. Singapore: Springer Nature Singapore. https://doi.org/10.1007/978-981-19-6309-4.

Lokuciejewski P and Marwedel P (2011) *Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems*. Dordrecht, The Nederlands: Springer Science & Business Media B.V. https://doi.org/10.1007/978-90-481-9929-7.

Maier R, Bauer G, Stoger G and Poledna S (2002) Time-triggered architecture -A consistent computing platform. *IEEE Micro* **22**(4), 36–45. doi: 10.1109/MM.2002.1028474.

Martin RC (2017) *Clean Architecture - A Craftsman's Guide to Software Structure and Design*. Boston, USA: Addison-Wesley.

Maruf AA, Niu L, Clark A, Mertoguno JS and Poovendran R (2022) A Timing-Based Framework for Designing Resilient Cyber-Physical Systems under Safety Constraints. https://arxiv.org/abs/2208.14282.

Milner R (1980) *A Calculus of Communicating Systems*. LNCS, vol. **92**. Berlin, Germany: Springer Verlag. Available at https://www.lfcs.inf.ed.ac.uk/reports/86/ECS-LFCS-86-7/ECS-LFCS-86-7.pdf.

Moreno RP and Salcedo JLV (2006) Implementation of time Petri nets in real-time Java. In JTRES'06, Proceedings of the 4th International Workshop on Java Technologies for Real-Time and Embedded Systems, pp. 178–187. https://doi.org/10.1145/1167999.1168029.

Muller RA (2016) *Now - The Physics of Time*. New York, NY, USA: W. W. Norton & Company.

Murer S, Bonati B and Furrer FJ (2014) *Managed Evolution - A Strategy for Very Large Information Systems*. Berlin, Germany: Springer Verlag. https://doi.org/10.1007/978-3-642-01633-2.

Nakagawa EY and Antonino . (eds) (2024) *Reference Architectures for Critical Domains - Industrial Uses and Impacts*. Cham, Switzerland: Springer Nature. https://doi.org/10.1007/978-3-031-16957-1.

Nicollin X and Sifakis J (1991) An overview and synthesis on timed process algebras. Presented at CAV'91, Alborg Denmark, July 1991. Available at https://www-verimag.imag.fr/PEOPLE/Joseph.Sifakis/overviewtimedprocalg-cav91.pdf.

NIST (2017) Framework for Cyber-Physical Systems - Volume 3: Timing Annex. *NIST Special Publication 1500-203. National Institute of Standards and Technology, Gaithersburg, MD, USA*. https://doi.org/10.6028/NIST.SP.1500-203.

Núñez-Alvarez JR, Benítez-Pina I, Acosta-Montoya G, Pino-Escalona A and Villafuela-Loperena L (2023) Design of an integrated automation & control system using petri nets - case study. *Journal of Applied Research and Technology* **21**(2), 169–180. https://doi.org/10.22201/icat.24486736e.2023.21.2.1562.

Obermaisser R (ed.) (2012) *Time-Triggered Communication*. Boca Raton, FL, USA: CRC Press.

Öztemür S (2015) Exceptions and Exception Handling in Business Process Management Systems - Analysis and Classification. Ulm University, Ulm, Germany. Faculty of Engineering and Computer Science. Institute of Database and Information Systems. Available at https://dbis.eprints.uni-ulm.de/id/eprint/1311/1/NA_Oez_2015.pdf.

Pasandideh S, Gomes L and Maló P (2022) Modelling Cyber-Physical Social Systems Using Dynamic Time Petri Nets. Faculty of Science and Technology, NOVA University of Lisbon, Centre of Technology and Systems - CTS, UNINOVA, Campus da Caparica, 2829-516 Monte Caparica, Portugal. Available at https://research.unl.pt/ws/portalfiles/portal/12931496/Modelling_Cyber_Physical_Social_Systems_Using_Dynamic_Time.pdf.

Penczek W and Pólrola A (2006) *Advances in Verification of Time Petri Nets and Timed Automata - A Temporal Logic Approach*. Berlin, Germany: Springer Verlag.

Philippou A and Sokolsky O (2007) Process-Algebraic Analysis of Timing and Schedulability Properties. Technical Paper. Available at ~https://www.cs.ucy.ac.cy/~annap/papers/rtpa.pdf.

Platzer A (2018) *Logical Foundations of Cyber-Physical Systems*. Cham, Switzerland: Springer International Publishing. https://doi.org/10.1007/978-3-319-63588-0.

Popova-Zeugmann L (2016) *Time and Petri Nets*. Heidelberg, Germany: Springer Verlag. https://doi.org/10.1007/978-3-642-41115-1.

Power SE (2021) *Philosophy of Time - A Contemporary Introduction*. New York, NY, USA: Routledge Publishing.

Rajeev AC, Mohalik S and Ramesh S (2012) Verifying timing synchronization constraints in distributed embedded architectures. In 2012 Design, Automation & Test in Europe Conference and Exhibition (DATE), Dresden, Germany, 12-16 March 2012, pp. 200–205. Available at https://ieeexplore.ieee.org/document/6176463.

Richards M and Ford N (2025) *Fundamentals of Software Architecture - An Engineering Approach*. Boston, USA: O'Reilly Media.

Rodriguez RJ, Julvez J and Merseguer J (2013) On the performance estimation and resource optimisation in process petri nets. *IEEE Transactions on Systems, Man, and Cybernetics: Systems. New York, USA* **43**(6), 1385–1398. https://doi.org/10.1109/TSMC.2013.2245118. Available at https://zaguan.unizar.es/record/57494/files/texto_completo.pdf.

Rohr M (2015) Workload-sensitive Timing Behavior Analysis for Fault Localization in Software Systems. PhD Thesis, *Kiel University, Kiel, Germany. Printed by Books on Demand, Norderstedt, Germany*.

Rushby J (2002) An overview of formal verification for the time-triggered architecture. Invited paper, presented at FTRTFT'02, Oldenburg, Germany, September 2002. *LNCS*, vol. **2469**. Heidelberg, Germany: Springer-Verlag, pp. 83–105. Available at https://depend.cs.uni-saarland.de/fileadmin/user_upload/depend/dnjansen/rushbyOverview.pdf.

Rushby J (2005) An Overview of The Time-Triggered Architecture (TTA) and its Formal Verification. Computer Science Laboratory, SRI International, Menlo Park, California, USA. Available at https://www.csl.sri.com/users/rushby/slides/kestrel05.pdf.

Shaw R and Jackman B (2008) *An Introduction to FlexRay as an Industrial Network*. New York, USA: IEEE.Available at https://www.researchgate.net/

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.

publication/224349830_An_introduction_to_FlexRay_as_an_industrial_network.

Shi W, He Z, Gu C, Ran N and Ma Z (2023) Performance optimization for a class of petri nets. *Sensors, Basel, Switzerland* **23**(3), 1447. https://doi.org/10.3390/s23031447.

Shrivastava A, Derler P, Baboud YSL, Stanton K, Khayatian M, Andrade HA, Weiss M, Eidson J and Chandhoke S (2016) Time in cyber-physical systems. In *CODES '16: Proceedings of the Eleventh IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis, Article No. 4*, Pittsburgh, PA, USA, pp. 1–10. https://doi.org/10.1145/2968456.2974012.

Sony M (2020) Design of cyber-physical system architecture for industry 4.0 through Lean Six Sigma - conceptual foundations and research issues. *Production and Manufacturing Research* **8**(1), 158–181. https://doi.org/10.1080/21693277.2020.1774814.

Struthers R (2024) *Hands of Time - A Watchmaker's History of Time*. New York, NY, USA: Harper-Collins Publishers.

Thiele L, Chakraborty S and Naedele M (2000) Real-time calculus for scheduling hard real-time systems. In 2000 IEEE International Symposium on Circuits and Systems (ISCAS), Geneva, Switzerland, vol. 4, pp. 101–104. https://doi.org/10.1109/ISCAS.2000.858698.

Thramboulidis K. (2010) IEC 61499 function block model - facts and fallacies. *IEEE Industrial Electronics Magazine, New York, NY, USA* **3**(4), 7–26. https://doi.org/10.1109/MIE.2009.934788.

Ungureanu G and Sander I (2017) A layered formal framework for modeling of cyber-physical systems. In Design, Automation and Test in Europe Conference and Exhibition (DATE), Lausanne, Switzerland, pp. 1715–1720. https://doi.org/10.23919/DATE.2017.7927270.

Wang J (1998) *Timed Petri Nets - Theory and Application*. New York, NY, USA: Springer Science+Business Media. https://doi.org/10.1007/978-1-4615-5537-7.

Wang Y (2002) The Real-Time Process Algebra (RTPA). *Annals of Software Engineering* **14**, 235–274. Kluwer Academic Publishers, Amsterdam, The Netherlands.

Willemse TAC (2003) Semantics and Verification in Process Algebras with Data and Timing. IPA Dissertation Series 2003-05. Printed by University Press Facilities, Eindhoven, Netherlands. Available at https://timw.win.tue.nl/articles/thesis.pdf.

Wolf F (2002) *Behavioral Intervals in Embedded Software - Timing and Power Analysis of Embedded Real-Time Software Processes*. Boston, USA: Kluwer Academic Publishers.

Yoong LH, Roop PS and Salcic Z (2013) Implementing constrained cyber-physical systems with IEC 61499. *ACM Transactions on Embedded Computing Systems (TECS)* **11**(4), Article No. 78, 1–22. https://doi.org/10.1145/2362336.2362345.

Yoong LH, Roop PS, Bhatti ZE and Kuo MMK (2016) *Model-Driven Design Using IEC 61499 - A Synchronous Approach for Embedded and Automation Systems*. Cham, Switzerland: Springer International Publishing. https://doi.org/10.1007/978-3-319-10521-5.

Downloaded from https://www.cambridge.org/core. 15 Nov 2026 at 21:48:53, subject to the Cambridge Core terms of use.