Hostname: page-component-7b7567c8c-tnzcf Total loading time: 0 Render date: 2026-11-14T21:02:48.061Z Has data issue: false hasContentIssue false
  • English
  • Français

On nonblocking multiconnection networks composed of digital switching matrices

Published online by Cambridge University Press:  17 February 2009

Andrzej Jajszczyk
Andrzej Jajszczyk
Affiliation:
Inst,. of Elec. & Comm., Tech.University of Poznań, ul. Piotrowo 3a, 60–965 Poznań, Poland.
Rights & Permissions [Opens in a new window]

Abstract

Core share and HTML view are not available for this content. However, as you have access to this content, a full PDF is available via the 'Save PDF' action button.

In the paper we study the conditions under which multiconnection networks are nonblocking. A multiconnection network deals with the connections of pairs {(T1, T2)} where T1 is a subset of the input terminals and T2 is a subset of the output terminals. We investigate networks composed of digital switching matrices. Such networks can be treated as a very general case encompassing many kinds of networks used in practice as well as studied theoretically.

We present four routing strategies and then develop conditions under which multiconnection networks are nonblocking when each of these strategies is used. We also show that the obtained conditions reduce to known results for some values of network parameters.

Information

Type
Research Article
Information
The ANZIAM Journal , Volume 31 , Issue 2 , October 1989, pp. 188 - 203
Copyright
Copyright © Australian Mathematical Society 1989

References

[1]Belforte, P., Bostica, B., Masina, V., and Pilati, L., “Design and development of an LSI digital switching element (ECI)”, CSELT Rapporti tecnici 13 (1984) 115–123.Google Scholar
[2]Charransol, P., Hauri, J., Athènes, C., and Hardy, D., “Development of a time division switching network usable in a very large range of capacities”, IEEE Trans. Commun., COM-27 (1979) 982–988.CrossRefGoogle Scholar
[3]Clos, C., “A study of non-blocking switching networks”, Bell System Tech. J. 32 (1953) 406–424.CrossRefGoogle Scholar
[4]Hwang, F. K., “Three-stage multiconnection networks which are nonblocking in the wide sense”, Bell System Tech. J. 58 (1979) 2183–2187.CrossRefGoogle Scholar
[5]Hwang, F. K. and Jajszczyk, A., “On nonblocking multiconnection networks”, IEEE Trans. Commun., COM-34 (1986) 1038–1041.CrossRefGoogle Scholar
[6]Jajszczyk, A., “Comments on three-stage multiconnection networks which are nonblocking in the wide sense”, Bell System Tech. J. 62 (1983) 2113–2114.Google Scholar
[7]Jajszczyk, A., “Design of switching networks composed of uniform time space elements”, Proc. 11th Int. Teletraffic Congress, (North-Holland, Amsterdam 1985) 1061–1068.Google Scholar
[8]Jajszczyk, A., “Novel architecture for a digital switching network”, Electron. Lett. 20 (1984) 683.CrossRefGoogle Scholar
[9]Jajszczyk, A., “On nonblocking switching networks composed of digital symmetrical matrices”, IEEE Trans. Commun., COM-31 (1983) 2–9.CrossRefGoogle Scholar
[10]Jajszczyk, A., Switching networks composed of time-space switches (Technical University of Poznań Press, Poznań, 1985), in Polish.Google Scholar
[11]Jajszczyk, A. and Kabaciński, W., “Methods for the connection of signalling units to switching networks”, Electron. Lett. 23 (1987) 443–444.CrossRefGoogle Scholar
[12]McDonald, J. C. (ed.), Fundamentals of digital switching (Plenum Press, New York, 1983).CrossRefGoogle Scholar
[13]Shimazu, Y. and Tanaka, T., “High-speed time switch using GaAs LSI technology’, IEEE J. Select. Areas Commun., SAC-4 (1986) 32–38.CrossRefGoogle Scholar
[14]Spears, D. R., “Broadband ISDN switching capabilities from a service perspective”, IEEE J. Select. Areas Commun., SAC-5 (1987) 1222–1230.CrossRefGoogle Scholar
[15]Yamada, H., Kataoka, H., Sampei, T., and Yano, T., “High-speed digital switching technology using space-division-switch LSI's”, IEEE J. Select. Areas Commun., SAC-4 (1986) 529–535.CrossRefGoogle Scholar
[16]Yamanaka, N., Miyanaga, H., and Yamamoto, Y., “High-speed time division switch for 32-Mbit/s bearer rate signals”, IEEE J. Select. Areas Commun., SAC-5 (1987) 1249–1255.CrossRefGoogle Scholar