Hostname: page-component-74656f9884-j7cmm Total loading time: 0 Render date: 2026-11-08T06:11:15.477Z Has data issue: false hasContentIssue false

Abelian Logic Gates

Published online by Cambridge University Press:  13 March 2019

ALEXANDER E. HOLROYD
Affiliation:
University of Washington, Seattle, WA 98195, USAhttp://aeholroyd.org
LIONEL LEVINE
Affiliation:
Cornell University, Ithaca, NY 14853, USAhttp://www.math.cornell.edu/~levine
PETER WINKLER
Affiliation:
Dartmouth College, Hanover, NH 03755, USAhttp://math.dartmouth.edu/~pw
Rights & Permissions [Opens in a new window]

Abstract

Core share and HTML view are not available for this content. However, as you have access to this content, a full PDF is available via the 'Save PDF' action button.

An abelian processor is an automaton whose output is independent of the order of its inputs. Bond and Levine have proved that a network of abelian processors performs the same computation regardless of processing order (subject only to a halting condition). We prove that any finite abelian processor can be emulated by a network of certain very simple abelian processors, which we call gates. The most fundamental gate is a toppler, which absorbs input particles until their number exceeds some given threshold, at which point it topples, emitting one particle and returning to its initial state. With the exception of an adder gate, which simply combines two streams of particles, each of our gates has only one input wire, which sends letters (‘particles’) from a unary alphabet. Our results can be reformulated in terms of the functions computed by processors, and one consequence is that any increasing function from ℕk to ℕℓ that is the sum of a linear function and a periodic function can be expressed in terms of (possibly nested) sums of floors of quotients by integers.

Information

Type
Paper
Copyright
Copyright © Cambridge University Press 2019