Hostname: page-component-74656f9884-npj9w Total loading time: 0 Render date: 2026-11-09T11:51:00.951Z Has data issue: false hasContentIssue false

A Single Chip Integrated Navigation System

Published online by Cambridge University Press:  21 October 2009

Eric Aardoom
Affiliation:
(Delft University of Technology)
André Nieuwland
Affiliation:
(Delft University of Technology)

Abstract

Recently, integration of different radionavigation systems has become very popular, since it improves system integrity, availability, accuracy and reliability. This paper discusses a new, flexible and cost-effective approach to system integration, centred on a single-chip application specific processor (ASP). An overview of this integrated system is presented and the application of the ASP for the implementation of a six-channel GPS, OMEGA, Loran-C and MLS receiver is given. The ASP is currently being implemented on a 180000 transistor 1·6μ, m CMOS Sea of Gates chip, and is expected to run at 100 MHz clock speed.

Information

Type
Research Article
Copyright
Copyright © The Royal Institute of Navigation 1993

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable