Hostname: page-component-74656f9884-g96k6 Total loading time: 0 Render date: 2026-11-10T09:07:43.938Z Has data issue: false hasContentIssue false

Compatibility Challenges for High-ĸ Materials Integration into CMOS Technology

Published online by Cambridge University Press:  31 January 2011

Get access

Abstract

In addition to meeting the formidable challenges of replacing the nearly perfect SiO2 dielectric, a new dielectric ideally needs to replace SiO2 with minimal rearrangement of the complementary metal oxide semiconductor (CMOS) process flow. In this article, we outline the essential materials-integration issues that arise out of the technical requirements for minimizing changes to future process technologies. These include interfacial layer formation, film microstructure, deposition technologies, and electrical performance challenges such as trapped charge and the mobility degradation associated with any replacement material. Integration of the high-ĸ materials currently under consideration presents a significant challenge for materials scientists and engineers in industry and academia.

Information

Type
Research Article
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable