Hostname: page-component-7b7567c8c-tnzcf Total loading time: 0 Render date: 2026-11-14T09:34:26.453Z Has data issue: false hasContentIssue false
  • English
  • Français

Co-development of complementary technology and modified-CPL family for organic digital integrated circuits

Published online by Cambridge University Press:  04 June 2015

Fabio Carta,
Htay Hlaing,
Hassan Edrees,
Shyuan Yang,
Mingoo Seok and
Ioannis Kymissis
Fabio Carta
Affiliation:
Department of Electrical Engineering, Columbia University, 500 W 120th street, NY 10027, U.S.A.
Htay Hlaing
Affiliation:
Department of Electrical Engineering, Columbia University, 500 W 120th street, NY 10027, U.S.A.
Hassan Edrees
Affiliation:
Department of Electrical Engineering, Columbia University, 500 W 120th street, NY 10027, U.S.A.
Shyuan Yang
Affiliation:
Department of Electrical Engineering, Columbia University, 500 W 120th street, NY 10027, U.S.A.
Mingoo Seok
Affiliation:
Department of Electrical Engineering, Columbia University, 500 W 120th street, NY 10027, U.S.A.
Ioannis Kymissis
Affiliation:
Department of Electrical Engineering, Columbia University, 500 W 120th street, NY 10027, U.S.A.
Get access

Abstract

We present a novel logic family alternative to classic CMOS logic and its experimental demonstration for digital application of organic electronics. The proposed logic family is a modified version of the complementary pass-transistor logic (mCPL), which allows use of a stronger transistor (in our case the p-FET) to provide more of the current required to switch the capacitance in the device. We report the integration and characterization of this new class of gates and compare them with the equivalent CMOS structures. The characterization of inverters shows improved tolerance to process variation, up to 2.5× better delay, and 1.7× smaller area for the mCPL devices. Comparison of NOR and NAND gates shows 1.8× and 4.1× reduced gate delay. A 3× reduced energy consumption per operation is also simulated. The improved performance of the mCPL design makes it an alternative architecture for logic application of organic electronics.

Keywords

organicatomic layer depositionelectrical properties

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable

References

REFERENCES

Heremans, P., Genoe, J., Steudel, S., Myny, K., Smout, S., Vicca, P., Grillberger, C., Hild, O. R., Furthner, F., van der Putten, B., et al. , Thin-film transistors and circuits on plastic foil, in: Proceedings of the International Electron Devices Meeting-IEDM, pp. 371–374.Google Scholar
Myny, K., Beenhakkers, M. J., van Aerle, N. A., Gelinck, G. H., Genoe, J., Dehaene, W., Heremans, P., A 128b organic RFID transponder chip, including manchester encoding and aloha anti-collision protocol, operating with a data rate of 1529b/s, in: IEEE International, Solid-State Circuits Conference, 2009, IEEE, pp. 206–207.CrossRefGoogle Scholar
Myny, K., van Veenendaal, E., Gelinck, G. H., Genoe, J., Dehaene, W., Heremans, P., An 8b organic microprocessor on plastic foil., in: IEEE International, Solid-State Circuits Conference, 2011, pp. 322–324.Google Scholar
Jung, M., Kim, J., Noh, J., Lim, N., Lim, C., Lee, G., Kim, J., Kang, H., Jung, K., Leonard, A. D., et al. , All-printed and roll-to-roll-printable 13.56-Mhz-operated 1-bit RF tag on plastic foils, Electron Devices, IEEE Transactions on 57 (2010) 571–580.CrossRefGoogle Scholar
Noh, J., Yeom, D., Lim, C., Cha, H., Han, J., Kim, J., Park, Y., Subramanian, V., Cho, G., Scalability of roll-to-roll gravure-printed electrodes on plastic foils, Electronics Packaging Manufacturing, IEEE Transactions on 33 (2010) 275–283.CrossRefGoogle Scholar
Zhang, W., Ha, M., Braga, D., Renn, M. J., Frisbie, C. D., Kim, C. H., A 1V printed organic dram cell based on ion-gel gated transistors with a sub-10nW-per-cell refresh power, in: IEEE International, Solid-State Circuits Conference, 2011, IEEE, pp. 326–328.CrossRefGoogle Scholar
Cantatore, E., Geuns, T. C., Gelinck, G. H., van Veenendaal, E., Gruijthuijsen, A. F., Schrijnemakers, L., Drews, S., de Leeuw, D. M., A 13.56-mhz RFID system based on organic transponders, Solid-State Circuits, IEEE Journal of 42 (2007) 84–92.Google Scholar
Seok, M., Performance and energy-efficiency improvement through modified CPL in organic transistor integrated circuits, in: ACM/IEEE International, Symposium on Low power electronics and design, 2012, ACM, pp. 215–220.CrossRefGoogle Scholar
Kymissis, I., Dimitrakopoulos, C., Purushothaman, S., High-performance bottom electrode organic thin-film transistors, Electron Devices, IEEE Transactions on 48 (2001) 1060–1064.CrossRefGoogle Scholar
Gundlach, D. J., Jia, L. L., Jackson, T. N., Pentacene TFT with improved linear region characteristics using chemically modified source and drain electrodes, Electron Device Letters, IEEE 22 (2001) 571–573.CrossRefGoogle Scholar
Klauk, H., Zschieschang, U., Pflaum, J., Halik, M., Ultralow-power organic complementary circuits, Nature 445 (2007) 745–748.CrossRefGoogle ScholarPubMed
Jia, Z., Lee, V. W., Hsu, Y. -J., Kymissis, I., Laboratory pentacene and parylene evaporation systems for fabricating organic thin film devices, Journal of Vacuum Science & Technology B 29 (2011) 022401.CrossRefGoogle Scholar
Kymissis, I., Dimitrakopoulos, C. D., Purushothaman, S., Patterning pentacene organic thin film transistors, Journal of Vacuum Science & Technology B 20 (2002) 956–959.CrossRefGoogle Scholar
Dobrescu, L., Petrov, M., Ravariu, C., Threshold voltage extraction methods for MOS transistors, in: IEEE international, Semiconductor Conference, 2000., volume 1, IEEE, pp. 371–374.Google Scholar