Hostname: page-component-7b7567c8c-wxvwp Total loading time: 0 Render date: 2026-11-15T09:26:18.291Z Has data issue: false hasContentIssue false

Flash Memory Scaling: From Material Selection to Performance Improvement

Published online by Cambridge University Press:  01 February 2011

Tuo-Hung Hou
Affiliation:
th273@cornell.edu, Cornell University, School of Electrical and Computer Engineering, 325 Phillips Hall, Ithaca, NY, 14853, United States
Jaegoo Lee
Affiliation:
jl548@cornell.edu, Cornell University, School of Electrical and Computer Engineering, Ithaca, NY, 14853, United States
Jonathan T. Shaw
Affiliation:
jts57@cornell.edu, Cornell University, School of Electrical and Computer Engineering, Ithaca, NY, 14853, United States
Edwin C. Kan
Affiliation:
kan@ece.cornell.edu, Cornell University, School of Electrical and Computer Engineering, Ithaca, NY, 14853, United States
Get access

Abstract

Below the 65-nm technology node, scaling of Flash memory, NAND, NOR or embedded, needs smart and heterogeneous integration of materials in the entire device structure. In addition to maintaining retention, in the order of importance, we need to continuously make functional density (bits/cm2) higher, cycling endurance longer, program/erase (P/E) voltage lower (negated by the read disturbance, multi-level possibility and noise margin), and P/E time faster (helped by inserting SRAM buffer at system interface). From both theory and experiments, we will compare the advantages and disadvantages in various material choices in view of 3D electrostatics, quantum transport and CMOS process compatibility.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable