Hostname: page-component-7b7567c8c-fvjsw Total loading time: 0 Render date: 2026-11-14T21:41:12.920Z Has data issue: false hasContentIssue false

Process and Device Considerations for Small Grain Polysilicon Transistors

Published online by Cambridge University Press:  28 February 2011

H. Shichijo
Affiliation:
Texas Instruments Inc., P.O.Box 225621, MS 369, Dallas, Texas 75265
S.D.S. Malhi
Affiliation:
Texas Instruments Inc., P.O.Box 225621, MS 369, Dallas, Texas 75265
R. Sundaresan
Affiliation:
Texas Instruments Inc., P.O.Box 225621, MS 369, Dallas, Texas 75265
S.K. Banerjee
Affiliation:
Texas Instruments Inc., P.O.Box 225621, MS 369, Dallas, Texas 75265
H.W. Lam
Affiliation:
Texas Instruments Inc., P.O.Box 225621, MS 369, Dallas, Texas 75265
Get access

Abstract

Polysilicon transistors offer the first entry into 3-dimensional ICs. This paper reviews some process and device considerations in using these devices in VLSI environments. The process issues include the choice of polysilicon grain size, layer thickness, doping, and methods of grain boundary passivation. The device considerations are closely related to the effects of grain boundaries in modifying the device characteristics. Three specific application examples are reviewed. It is concluded that polysilicon transistors offer new possibilities to enhance the performance of bulk technologies without resorting to any recrystallization techniques.

Information

Type
Research Article
Copyright
Copyright © Materials Research Society 1986

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable