Hostname: page-component-7b7567c8c-wxvwp Total loading time: 0 Render date: 2026-11-15T16:07:07.015Z Has data issue: false hasContentIssue false

Silicides for 65 nm CMOS and Beyond

Published online by Cambridge University Press:  01 February 2011

Jorge A. Kittl
Affiliation:
Philips Research Leuven, Kapeldreef 75, 3001 Leuven, Belgium
Anne Lauwers
Affiliation:
Affiliate researcher at IMEC from Texas Instruments
Oxana Chamirian
Affiliation:
Affiliate researcher at IMEC from Texas Instruments
Mark Van Dal
Affiliation:
Philips Research Leuven, Kapeldreef 75, 3001 Leuven, Belgium
Amal Akheyar
Affiliation:
Affiliate researcher at IMEC from Infineon Technologies
Olivier Richard
Affiliation:
Affiliate researcher at IMEC from Texas Instruments
Judit G. Lisoni
Affiliation:
Affiliate researcher at IMEC from Texas Instruments
Muriel De Potter
Affiliation:
Affiliate researcher at IMEC from Texas Instruments
Richard Lindsay
Affiliation:
Affiliate researcher at IMEC from Texas Instruments
Karen Maex
Affiliation:
Affiliate researcher at IMEC from Texas Instruments
Get access

Abstract

An overview of silicide development for the 65 nm node and beyond is presented. The scaling behavior of Co based and Ni based silicides to sub-100 nm junctions and sub-40 nm gate lengths was investigated. Co and Co-Ni silicides required a high thermal budget to achieve low diode leakage. Even for lower thermal budgets, the sheet resistance of Co and Co-Ni silicides increased at gate lengths below 40 nm. NiSi had low sheet resistance down to 30 nm gate lengths exhibiting a reverse linewidth effect (sheet resistance decreased with decreasing linewidth), achieved lower contact resistivity than CoSi2 and lower diode leakage for similar sheet resistance values. Bridging issues cannot be ignored for NiSi, in particular for thicker Ni films, higher RTP temperatures and in the presence of Ti. Material issues for the application of NiSi were also investigated. Ni2Si was found to grow with diffusion limited kinetics in the 225-300°C range, with an activation energy of 1.5 eV. Results of the kinetic studies were used to design a two-step RTP process that limited the silicide thickness on small features by a low thermal budget first RTP step, reducing the reverse linewidth effect and avoiding excessive silicidation. In the presence of an interfacial oxide, undesired epitaxial NiSi2 pyramidal grains grew directly at temperatures as low as 310°C on p+ Si. Thermal stability of NiSi was also investigated. We found that the initial mechanism of degradation for thin NiSi films was agglomeration, with activation energies of 2.5-3 eV. The surface after agglomeration remained quite flat with alternating NiSi and exposed Si areas, while the interface roughened significantly. Thick films also degraded initially by agglomeration at low temperatures, but by transformation to NiSi2 at higher temperatures. The addition of Pt improved thermal stability of NiSi films against agglomeration. The Ni/Si-Ge reaction was also studied, finding that the addition of Ge reduced the thermal process window and resulted in a slightly higher resistivity.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable