Hostname: page-component-7b7567c8c-lpg2g Total loading time: 0 Render date: 2026-11-15T16:32:07.492Z Has data issue: false hasContentIssue false

A Closer “Look” at Modern Gate Oxides

Published online by Cambridge University Press:  14 March 2011

Frieder H. Baumann
Affiliation:
Bell Laboratories, Lucent Technologies, Murray Hill, NJ 07974
C.-P. Chang
Affiliation:
Bell Laboratories, Lucent Technologies, Murray Hill, NJ 07974
John L. Grazul
Affiliation:
Bell Laboratories, Lucent Technologies, Murray Hill, NJ 07974
Avid Kamgar
Affiliation:
Bell Laboratories, Lucent Technologies, Murray Hill, NJ 07974
C. T. Liu
Affiliation:
Bell Laboratories, Lucent Technologies, Murray Hill, NJ 07974
David A. Muller
Affiliation:
Bell Laboratories, Lucent Technologies, Murray Hill, NJ 07974
Get access

Abstract

Using high resolution TEM (HRTEM), we identified some process induced ‘weak spots’ in SiO2 layers: First, we observed thinning in the periphery of the transistor, i. e. near the boundary to the shallow trench isolation. At the boundary to the shallow trench, the Si substrate gradually changes its orientation from <100> to <110>, which results in an unexpected oxidation behavior in this region. Secondly, we observed the intrusion of poly-Si grains from the gate into the gate oxide, resulting in local thinning of the dielectric. Using image simulations, we show that conventional high resolution TEM can reveal the interface roughness only to a very limited extend.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable