Hostname: page-component-7b7567c8c-wxvwp Total loading time: 0 Render date: 2026-11-15T13:16:38.087Z Has data issue: false hasContentIssue false

Defect Analyses in VLSI Devices by TEM Observation and Process Simulation

Published online by Cambridge University Press:  03 September 2012

H. Mikoshiba
Affiliation:
NEC Corporation, VLSI Development Division, 1120 Shimokuzawa, Sagamihara, Kanagawa, Japan
N. Nishio
Affiliation:
NEC Corporation, VLSI Development Division, 1120 Shimokuzawa, Sagamihara, Kanagawa, Japan
T. Matsumoto
Affiliation:
NEC Corporation, VLSI Development Division, 1120 Shimokuzawa, Sagamihara, Kanagawa, Japan
H. Kikuchi
Affiliation:
NEC Corporation, VLSI Development Division, 1120 Shimokuzawa, Sagamihara, Kanagawa, Japan
T. Kitano
Affiliation:
NEC Corporation, VLSI Development Division, 1120 Shimokuzawa, Sagamihara, Kanagawa, Japan
H. Kaneko
Affiliation:
NEC Corporation, VLSI Development Division, 1120 Shimokuzawa, Sagamihara, Kanagawa, Japan
Get access

Abstract

This paper presents several examples of defect analyses carried out in actual VLSI failure analyses and experiments, using TEM technique, process simulation and other advanced analytical tools. New TEM techniques are also described to observe a precise location which has failed.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable