Hostname: page-component-7b7567c8c-fvjsw Total loading time: 0 Render date: 2026-11-15T21:19:56.887Z Has data issue: false hasContentIssue false

Electrical Characterization of Al2O3 - SiO2 Mos Structures

Published online by Cambridge University Press:  10 February 2011

L-Å Ragnarsson
Affiliation:
Microtechnology Centre at Chalmers and Solid State Electronics Laboratory, Department of Microelectronics, Chalmers University of Technology, SE-412 96 Göteborg, SWEDEN E-mail: loke@ic.chalmers.se
E. Aderstedt
Affiliation:
Microtechnology Centre at Chalmers and Solid State Electronics Laboratory, Department of Microelectronics, Chalmers University of Technology, SE-412 96 Göteborg, SWEDEN E-mail: loke@ic.chalmers.se
P. Lundgren
Affiliation:
Microtechnology Centre at Chalmers and Solid State Electronics Laboratory, Department of Microelectronics, Chalmers University of Technology, SE-412 96 Göteborg, SWEDEN E-mail: loke@ic.chalmers.se
Get access

Abstract

A comparative capacitance voltage method is used to investigate the equivalent thickness reduction during post metallization annealing of thermally grown ultrathin (∼15-27 Å) oxides. It is found that a double layered dielectric consisting of a thin Al2O3—SiO2 sandwich is appropriate to describe both the increased capacitance and the nearly unaltered current after anneal. It is further shown that the impact of initial thickness and method of growth — in a conventional furnace or by rapid thermal oxidation — on the equivalent thickness reduction is negligible.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable