Hostname: page-component-7b7567c8c-7pwfn Total loading time: 0 Render date: 2026-11-14T17:29:53.918Z Has data issue: false hasContentIssue false

Electrical Instability Suppression in 4H-SiC Power MESFETs

Published online by Cambridge University Press:  11 February 2011

J. B. Tucker*
Affiliation:
General Electric Global Research Center, Niskayuna, NY 12309, USA
R. A. Beaupre
Affiliation:
General Electric Global Research Center, Niskayuna, NY 12309, USA
A. P. Zhang
Affiliation:
General Electric Global Research Center, Niskayuna, NY 12309, USA
J. L. Garrett
Affiliation:
General Electric Global Research Center, Niskayuna, NY 12309, USA
L. B. Rowland
Affiliation:
General Electric Global Research Center, Niskayuna, NY 12309, USA
E. B. Kaminsky
Affiliation:
General Electric Global Research Center, Niskayuna, NY 12309, USA
J. W. Kretchmer
Affiliation:
General Electric Global Research Center, Niskayuna, NY 12309, USA
A. Vertiatchikh
Affiliation:
School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, USA
L. F. Eastman
Affiliation:
School of Electrical and Computer Engineering, Cornell University, Ithaca, NY 14853, USA
A. F. Allen
Affiliation:
Lockheed Martin NE&SS-Radar Systems, Syracuse, NY13221, USA
B. Edward
Affiliation:
Lockheed Martin NE&SS-Radar Systems, Syracuse, NY13221, USA
*
* Ph: (518) 387–6096 e-mail: tuckerje@crd.ge.com Fax: (518) 387–5997
Get access

Abstract

SiC has attracted great interest for high power microwave applications because of its superior intrinsic properties compared to Si and GaAs. Steady demonstrations of increasingly higher power handling capability have been achieved in recent years. However, SiC MESFETs still suffer from significant drain current degradation under RF operation or long-term DC stress. This degradation can be recovered after long periods of relaxation or immediately by illumination under UV light, which is indicative of a trapping effect. The origin of this effect has been attributed to either electron trapping at the device surface between the gate and drain or trapping at the epi-substrate interface due to the presence of electrically active contaminants in the bulk. Newly available “high purity” (non-vanadium compensated) bulk 4H semi-insulating SiC substrates were used in an effort to limit the effect of V-related deep level trapping at the substrate/epilayer interface. To investigate the effect of V on SiC MESFET performance, we compare similar devices fabricated on V compensated, and “high-purity” 4H-SiC substrates without intentional V doping. Presence or absence of V is confirmed by secondary ion mass spectrometry (SIMS) analysis. Pulsed I-V measurements as well as current- and capacitance-based deep level transient spectroscopy (DLTS) measurements were performed to assess trapping activation energy and density. An assessment of device performance and stability for each substrate type is made using RF load-pull measurements and device long-term DC bias stressing at temperature.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable