Hostname: page-component-7b7567c8c-fvjsw Total loading time: 0 Render date: 2026-11-14T22:32:55.267Z Has data issue: false hasContentIssue false

Hall Mobility in Strained SiGe p-Mosfets

Published online by Cambridge University Press:  15 February 2011

L. Garchery
Affiliation:
FRANCE TELECOM-CNET, BP 98, 38243 MEYLAN Cedex, FRANCE
I. Sagnes
Affiliation:
FRANCE TELECOM-CNET, BP 98, 38243 MEYLAN Cedex, FRANCE
Y. Campidelli
Affiliation:
FRANCE TELECOM-CNET, BP 98, 38243 MEYLAN Cedex, FRANCE
M. Berenguer
Affiliation:
FRANCE TELECOM-CNET, BP 98, 38243 MEYLAN Cedex, FRANCE
P.A. Badoz
Affiliation:
FRANCE TELECOM-CNET, BP 98, 38243 MEYLAN Cedex, FRANCE
Y. Guldner
Affiliation:
LPMC, ENS, 24 rue Lhomond, 75005 PARIS, FRANCE
S. Zanier
Affiliation:
LPMC, ENS, 24 rue Lhomond, 75005 PARIS, FRANCE
Get access

Extract

One of the limiting factors in the performance of future CMOS integrated circuits is the low hole mobility which causes the transconductance of p-channel transistors to be inferior to those of n-channel devices. One promising way of enhancing hole mobility is to introduce a buried SiGe layer under the gate of p-MOS transistors. The mobility improvement thus results from, i) reduction in surface scattering (by moving carriers away from scattering sites at the Si/SiO2 interface), and ii) higher in-plane hole mobility in biaxally strained SiGe layers.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable