Hostname: page-component-7b7567c8c-kwt9d Total loading time: 0 Render date: 2026-11-15T02:36:02.226Z Has data issue: false hasContentIssue false

III-V CMOS technologies on Si platform

Published online by Cambridge University Press:  13 July 2011

M. Takenaka
Affiliation:
Department of Electrical Engineering and Information Systems, University of Tokyo, Bunkyo, Tokyo 113-8656, Japan
S. Takagi
Affiliation:
Department of Electrical Engineering and Information Systems, University of Tokyo, Bunkyo, Tokyo 113-8656, Japan
Get access

Abstract

The heterogeneous integration of III-V semiconductors with the Si platform is expected to provide high performance CMOS logic for future technology nodes because of high electron mobility and low electron effective mass in III-V semiconductors. However, there are many technology issues to be addressed for integrating III-V MOSFETs on the Si platform as follow; high-quality MOS interface formation, low resistivity source/drain formation, and high-quality III-V film formation on Si substrates. In this paper, we present several possible solutions for the above critical issues of III-V MOSFETs on the Si platform. In addition, we present the III-V CMOS photonics platform on which III-V MOSFETs and III-V photonics can be monolithically integrated for ultra-large scale electric-optic integrated circuits.

Information

Type
Research Article
Copyright
Copyright © Materials Research Society 2011

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable