Hostname: page-component-7b7567c8c-2n9c9 Total loading time: 0 Render date: 2026-11-15T14:04:00.684Z Has data issue: false hasContentIssue false

Impact of Patterned Layers on Temperature Non-Uniformity during Rapid Thermal Processing for VLSI-Applications

Published online by Cambridge University Press:  25 February 2011

P. Vandenabeele
Affiliation:
Interuniversity Micro-electronics Center (IMEC v.z.w.)Kapeldreef 75, 3030 Leuven, Belgium
K. Maex
Affiliation:
Interuniversity Micro-electronics Center (IMEC v.z.w.)Kapeldreef 75, 3030 Leuven, Belgium
R. De Keersmaecker
Affiliation:
Interuniversity Micro-electronics Center (IMEC v.z.w.)Kapeldreef 75, 3030 Leuven, Belgium
Get access

Abstract

The influence of patterned oxide layers on temperature non-uniformity during RTP is studied. It is shown that large temperature non-uniformities (up to 80 °C) can occur during RTP as a consequence of large scale patterns of thick oxides. The dependence of oxide thickness and pattern geometry on temperature non-uniformity over a wafer is studied. A set of simulation programs is developed to calculate the optical characteristics of a wafer inside a chamber and to calculate the time dependent temperature non-uniformities on patterned wafers. The calculated results agree very well with the experimental results. The simulation program was used to define the optimal optical conditions for RTP systems for minimal temperature non-uniformity due to patterned overlayers on Si.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable