Hostname: page-component-7b7567c8c-tnzcf Total loading time: 0 Render date: 2026-11-14T21:58:13.209Z Has data issue: false hasContentIssue false

Laser–Assisted Mos/Sos Transistor Fabrication*

Published online by Cambridge University Press:  15 February 2011

L.D. Hess
Affiliation:
Hughes Research Laboratories, Malibu, California, USA
S.A. Kokorowski
Affiliation:
Hughes Research Laboratories, Malibu, California, USA
G.L. Olson
Affiliation:
Hughes Research Laboratories, Malibu, California, USA
Y.M. Chi
Affiliation:
Newport Beach Research Center, Hughes Aircraft Company, Newport Beach, California, USA
A. Gupta
Affiliation:
Newport Beach Research Center, Hughes Aircraft Company, Newport Beach, California, USA
J.B. Valdez
Affiliation:
Newport Beach Research Center, Hughes Aircraft Company, Newport Beach, California, USA
Get access

Abstract

CW laser annealing techniques were incorporated into standard MOS/SOS transistor fabrication procedures and found to be advantageous as compared to conventional furnace methods for electrical activation of ion–implanted source/drain dopants for both N- and P–MOS transistors. Static electrical characteristics of 2.4 μm channel–length transistors are similar for both types of annealing, whereas the speed of devices with cw laser annealed source–drain regions is increased 10 to 40%, depending on the operating voltage.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable