Hostname: page-component-74656f9884-2dmjx Total loading time: 0 Render date: 2026-11-10T05:31:15.383Z Has data issue: false hasContentIssue false

Materials Challenges for CMOS Junctions

Published online by Cambridge University Press:  17 March 2011

William J. Taylor
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Michael J. Rendon
Affiliation:
Motorola CMOS Platform Device Development Mail Drop K-10, 3501 Ed Bluestein Blvd., Austin, Texas, USA, 78721
Eric Verret
Affiliation:
Motorola CMOS Platform Device Development Mail Drop K-10, 3501 Ed Bluestein Blvd., Austin, Texas, USA, 78721
Jack Jiang
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Cristiano Capasso
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Dave Sing
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Jen-Yee Nguyen
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
James Smith
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Eric Luckowski
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Arturo Martinez
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Jamie Schaeffer
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Phil Tobin
Affiliation:
Motorola Advanced Products R&D Lab, Austin, Texas, USA 78721
Get access

Abstract

Against a backdrop of the latest ITRS predictions for CMOS junctions, we compare methods for dopant introduction and activation, methods for making contact to these regions, and methods for measurement of material and device properties. As activation without diffusion (sub-melt laser, capacitor discharge flash, or solid phase epitaxy) becomes more feasible, the burden on Xj, Rsh and abruptness falls on the implanters, and the process margin appears slim, opening the door for other methods of doping. For contact resistance, a major component of transistor parasitics, we find that either a move to a different substrate, or from a single midgap silicide to two band-edge metals/silicides can be quite beneficial. Through the use of simple test structures, we describe a means of extracting each component of the parasitic resistance, facilitating development of materials for CMOS junctions.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable