Hostname: page-component-74656f9884-2dmjx Total loading time: 0 Render date: 2026-11-08T14:41:12.866Z Has data issue: false hasContentIssue false
  • English
  • Français

Study of Defect Generated During Cu/Black Diamond CMP Process

Published online by Cambridge University Press:  01 February 2011

Shaoyu Wu ,
Ning Li ,
J. M. Kang ,
T. W. M. Lam ,
B. Lin ,
T. Selvaraj ,
S. P. Zhao ,
R. Kumar  and
P. D. Foo
Shaoyu Wu
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
Ning Li
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
J. M. Kang
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
T. W. M. Lam
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
B. Lin
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
T. Selvaraj
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
S. P. Zhao
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
R. Kumar
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
P. D. Foo
Affiliation:
Institute of Microelectronics, DSIC-MD, 11 Science Park Road, Singapore 117685
Get access

Abstract

Black Diamond (BD) is gaining popularity as a low k dielectric for copper/low k integration. However, because of lower hardness and more hydrophobic in nature of BD film surface comparing with those of the conventional oxide, some specific defects appear during CMP process of Cu/BD patterned wafers. In this study, the patterned wafer inspection systems, AIT II, and SEM review station are used to review and to classify such defects generated from CMP process. Using conventional Cu/Oxide CMP process, the percentage of these specific defects from Cu/BD CMP is typically more than 60 of total defect count. By modifying the composition of slurry with new additives and optimization of polishing and cleaning parameters, the total defect count can be reduced by 80%, in which the amount of specific defects is less than 5% of total defect count.

Information

Type
Research Article
Information
MRS Online Proceedings Library (OPL) , Volume 732: Symposium I – Chemical-Mechanical Planarization , 2002 , I5.6
Copyright
Copyright © Materials Research Society 2002

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable

References

1. The International Technology Roadmap For Semiconductors, Semiconductor Industry Association, San Jose, CA 1999.Google Scholar
2. Jin, C., Lin, S. and Wetzel, J. T., Journal Of Electronic Materials Vol. 30, No. 4, p.284 2001.Google Scholar
3. K. Mosig et al, Proceedings of the IITC 2001, 292 IEEE, Piscataway, NJ 2001.Google Scholar
4. M. Hiroi, Proceedings of the IITC 2001, 295 IEEE, Piscataway, NJ 2001.Google Scholar
5. David Cheung, low K Dielectric Materials Technology SEMICON west SEMI 1999 F-1.Google Scholar
6. Laura Peters, Low-K Dielectrics: Will Spin-On or CVD Prevail, Semiconductor International, p.108 June 2000.Google Scholar
7. H. Treichel, Journal Of Electronic Materials, Vol. 30, No.4 290 2001.Google Scholar
8. Laura Peters, Solving The Integration Challenges Of Low-K Dielectrics, Semiconductor International, p.56 Nov. 1999.Google Scholar