Hostname: page-component-7b7567c8c-7pwfn Total loading time: 0 Render date: 2026-11-14T08:07:10.063Z Has data issue: false hasContentIssue false

Surface Stabilization Of Inp Using Cds Thin Films

Published online by Cambridge University Press:  10 February 2011

A. Davis
Affiliation:
USAF Rome Laboratory, Optical Components Branch, Hanscom Air Force Base, MA 01731
H.M. Dauplaise
Affiliation:
USAF Rome Laboratory, Optical Components Branch, Hanscom Air Force Base, MA 01731
K. Vaccaro
Affiliation:
USAF Rome Laboratory, Optical Components Branch, Hanscom Air Force Base, MA 01731
B.G. Demczyk
Affiliation:
USAF Rome Laboratory, Optical Components Branch, Hanscom Air Force Base, MA 01731
G.O. Ramseyer
Affiliation:
USAF Rome Laboratory, Reliability Physics Branch, Rome, NY 13441
J.P. Lorenzo
Affiliation:
USAF Rome Laboratory, Optical Components Branch, Hanscom Air Force Base, MA 01731
Get access

Abstract

A chemical bath deposition process was used to grow thin (25–200 Å) films of cadmium sulfide on (100) InP from an aqueous solution of ammonium hydroxide, cadmium sulfate, and thiourea at 75–85 °C. Reflection high energy electron diffraction (RHEED) and transmission electron microscopy (TEM) show that ˜30 Å films are amorphous, while thicker films exhibit a cubic polycrystalline microstructure, with a preferred orientation in the [110] direction. X-ray photoelectron spectroscopy (XPS) shows the CdS treatment both removes the native oxides of InP and forms a stabilizing layer which protects the substrate from re-oxidation. Quasistatic capacitance-voltage response of MIS capacitors on InP, with a CdS layer between the insulator and substrate, exhibits well defined regions of accumulation, depletion, and inversion, indicating a high-quality interface region. An experimental Cmin/Cox , value of 0.28 was obtained, compared to the theoretical value of 0.07. The density of interface states (Dit) was reduced from 1012 to 1011 eV−1cm−2 after CdS treatment when calculated by the high-low method. InP MISFETs fabricated using CdS interlayers showed greatly enhanced device performance over untreated MISFETs.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable