Hostname: page-component-7b7567c8c-2n9c9 Total loading time: 0 Render date: 2026-11-13T12:59:50.013Z Has data issue: false hasContentIssue false

TCAD Modeling of Strain-Engineered MOSFETs

Published online by Cambridge University Press:  01 February 2011

Lee Smith*
Affiliation:
lee.smith@synopsys.com, Synopsys, Inc., TCAD, 700 E. Middlefield Road, Mailstop A14, Mountain View, CA, 94043, United States
Get access

Abstract

The rapid rise of standby power in nanoscale MOSFETs is slowing classical scaling and threatening to derail continued improvements in MOSFET performance. Strain-enhancement of carrier transport in the MOSFET channel has emerged as a particularly effective approach to enable significant performance improvements at similar off-state leakage. In this paper we describe how strain effects are modeled within the context of TCAD process and device simulation. We also use TCAD simulations to review some of the common approaches to engineer strain in MOSFETs and to explain how strain impacts device and circuit characteristics.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable