Hostname: page-component-7b7567c8c-kwt9d Total loading time: 0 Render date: 2026-11-13T10:58:18.527Z Has data issue: false hasContentIssue false

Trade-Offs For RAD-Hard Soi Structures

Published online by Cambridge University Press:  28 February 2011

G. E. Davis*
Affiliation:
Northrop Electronics Division, Hawthorne, CA 90250
Get access

Abstract

Total dose, dose rate, transient, single event upset and neutron radiation effects for dielectrically isolated MOS devices on S01(silicon-on-insulator) substrates are discussed. For large-scale, high-speed circuits, material, layout and process characteristics optimized for high circuit yield and reliability may conflict with improvements required to extend radiation thresholds. Some radiation hardening techniques applicable to silicon-on-insulator high speed thin film MOS devices are presented.

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable