Hostname: page-component-7b7567c8c-tnzcf Total loading time: 0 Render date: 2026-11-14T01:05:50.678Z Has data issue: false hasContentIssue false

Representation of Sequential Circuits in Combinatory Logic

Published online by Cambridge University Press:  14 March 2022

Frederic B. Fitch*
Affiliation:
Yale University and Bell Telephone Laboratories

Extract

We will be dealing with “sequential circuits” in the sense of E. F. Moore and G. H. Mealy. Each such circuit is assumed to have a finite number of input wires (possibly none) and a finite number of output wires (but at least one). Each element of such a circuit will be assumed to be an and-circuit, an or-circuit, a not-circuit, or a delay circuit, for some specified temporal delay. Each element has one output wire which, however, may branch in order to serve several purposes simultaneously. (Similarly the inputs of the total circuit may be allowed to branch.) The and-circuits and or-circuits have two input wires each, while the not-circuits and the delay circuits have one input wire each.

Information

Type
Research Article
Copyright
Copyright © 1958, The Williams & Wilkins Company

Access options

Get access to the full version of this content by using one of the access options below. (Log in options will check for institutional or personal access. Content may require purchase if you do not have access.)

Article purchase

Temporarily unavailable