Hostname: page-component-7b7567c8c-7pwfn Total loading time: 0 Render date: 2026-11-12T09:25:07.760Z Has data issue: false hasContentIssue false

Efficiently Coupling the I-DLV Grounder with ASP Solvers

Published online by Cambridge University Press:  04 December 2018

FRANCESCO CALIMERI
Affiliation:
Department of Mathematics and Computer Science, University of Calabria, Rende, Italy (e-mails: calimeri@mat.unical.it, fusca@mat.unical.it, perri@mat.unical.it, zangari@mat.unical.it)
CARMINE DODARO*
Affiliation:
Department of Informatics, Bioengineering, Robotics and Systems Engineering, University of Genova, Genova, Italy(e-mails: dodaro@dibris.unige.it)
DAVIDE FUSCÀ
Affiliation:
Department of Mathematics and Computer Science, University of Calabria, Rende, Italy (e-mails: calimeri@mat.unical.it, fusca@mat.unical.it, perri@mat.unical.it, zangari@mat.unical.it)
SIMONA PERRI
Affiliation:
Department of Mathematics and Computer Science, University of Calabria, Rende, Italy (e-mails: calimeri@mat.unical.it, fusca@mat.unical.it, perri@mat.unical.it, zangari@mat.unical.it)
JESSICA ZANGARI
Affiliation:
Department of Mathematics and Computer Science, University of Calabria, Rende, Italy (e-mails: calimeri@mat.unical.it, fusca@mat.unical.it, perri@mat.unical.it, zangari@mat.unical.it)
Rights & Permissions [Opens in a new window]

Abstract

Core share and HTML view are not available for this content. However, as you have access to this content, a full PDF is available via the 'Save PDF' action button.

We present ${{{{$\mathscr{I}$}-}\textsc{dlv}}+{{$\mathscr{MS}$}}}$, a new answer set programming (ASP) system that integrates an efficient grounder, namely ${{{$\mathscr{I}$}-}\textsc{dlv}}$, with an automatic selector that inductively chooses a solver: depending on some inherent features of the instantiation produced by ${{{$\mathscr{I}$}-}\textsc{dlv}}$, machine learning techniques guide the selection of the most appropriate solver. The system participated in the latest (7th) ASP competition, winning the regular track, category SP (i.e., one processor allowed).

Information

Type
Technical Note
Copyright
© Cambridge University Press 2018