Hostname: page-component-74656f9884-j7cmm Total loading time: 0 Render date: 2026-11-07T19:28:02.526Z Has data issue: false hasContentIssue false

Computing with spins and magnets

Published online by Cambridge University Press:  14 August 2014

Behtash Behin-Aein
Affiliation:
GlobalFoundries, USA; behtash.behin-aein@globalfoundries.com
Jian-Ping Wang
Affiliation:
University of Minnesota, USA; jpwang@umn.edu
Roland Wiesendanger
Affiliation:
Department of Physics, University of Hamburg, Germany; wiesendanger@physnet.uni-hamburg.de

Abstract

The possible use of spin and magnets in place of charge and capacitors, respectively, to store and process information is well known. Magnetic tunnel junctions are being widely investigated and developed for magnetic random access memories. These are two terminal devices that change their resistance based on switchable magnetization of magnetic materials. They utilize the interaction between electron spin and magnets to read information from the magnets and write onto them. Such advances in memory devices could also translate into a new class of logic devices that offer the advantage of nonvolatile and reconfigurable information processing over transistors. Logic devices having a transistor-like gain and directionality could be used to build integrated circuits without the need for transistor-based amplifiers and clocks at every stage. We review device characteristics and basic logic gates that compute with spins and magnets from the mesoscopic to the atomic scale, as well as materials, integration, and fabrication challenges and methods.

Information

Type
Research Article
Copyright
Copyright © Materials Research Society 2014 
Figure 0

Figure 1. (a) A simplified schematic of a magnetic tunnel junction (MTJ). It consists of a storage layer and reference layer separated by a MgO layer. The role of the third magnetic layer below Ru is to cancel out the magnetic stray field of the reference layer on the storage layer. (b) Two distinct resistance levels based on the relative orientation of the reference layer and the storage layer are shown when current (I ) is passed through the structure. Reprinted with permission from Reference 26. © 2008 Macmillan Publishers. Note: AP, antiparallel; P, parallel; RAP, resistance in the AP state; RP, resistance in the P state.

Figure 1

Figure 2. (a) A computation circuit fully based on magnetic tunnel junctions (MTJs).2 The bottom red arrows present the fixed layer of MTJs, while the top arrows show the free layer of MTJs. Reproduced with permission from Reference 2. © 2010 AIP Publishing LLC. (b) An arithmetic logic unit that utilizes 20 MTJ cells for operation.7 The main MTJ cells in each logic unit are: R1, R2, R3, R4, R5, and R6. The status of each main MTJ cell is controlled by the input MTJ cells in each logic unit through a nanomagnetic channel (NMC). These input MTJ cells are: R′1, R″1, R′2, R′3, R′4, R′5, and R′6, which are controlled by one or more current inputs: A, B, and C. RL and RH are reference cells, which have a fixed low and high resistance, respectively. Each NMC is controlled by one or more control signals: M1–M′1, M2–M′2, M3–M′3, M4–M′4, and M5–M′5. Reprinted with permission from Reference 7. © 2012 IEEE. (c) A micrograph of a nonvolatile logic-in-memory array processor in 90 nm MTJ/MOS technology.4,5 The inset table lists elements of the processor, including 474,019 MOS transistors and 13,400 MTJs. The sum of absolute differences (SAD) and processing element (PE) correspond to the SAD and PE circuits. Reprinted with permission from Reference 5. © 2013 IEEE. (d) MTJ-based magnetic quantum cellular automata that utilize the magnetic dipolar interaction for transferring information and for computation.32 The left part represents the timing of the clock (Hclk) and the input signal (Iinput) as well as the way the spin signal propagates through the magnetic dipole coupling, while the right one shows a scanning electron micrograph (SEM) of the actual fabricated device. The SEM is taken at a 7.5 kV acceleration voltage for a working distance (WD) of 2.8 mm.

Figure 2

Figure 3. (a) A suggested structure for the spin switch composed of read (R) and write (W) units along with a symbol depicting input, output, and energy supply. The $\hat y$ and $\hat y'$ directions are out of the page and into the page respectively. (b) Input-output characteristics of the spin switch derived from (c) the equivalent circuit of spin switch. Directionality and gain are evident because small changes in input result in large changes in output at the edges of the hysteresis. The input signal is amplified with gain as defined in Equation 2. These are necessary attributes to make large-scale circuits. (d) A simple circuit. An odd number of spin switch devices can be connected to form a ring oscillator similar to complementary metal oxide semiconductor ring oscillators with no loss of signal strength or compounding errors because these devices have gain and directionality. The information is transferred from switch 1 to 2 to 3 and then back to 1, and each switch oscillates. The spin switches act autonomously without the need for external transistors or clocks to propagate information.9,10 This enables complex and large-scale circuits9–11 for computation. Note: V, applied voltage; $\hat M$, magnetization of the two fixed layers that point into and out of the plane; $\hat m$, magnetization of the free layer acting as the storage layer; $\hat m'$, magnetization of the free layer whose orientation controls the orientation of the storage layer; $\hat y'$ and $\hat y$, opposite directions into and out of the page and refer to the anti-ferromagnetic orientation of the two free layers; Iin, input current; I'S, spin current entering the bottom free layer; IS,C, critical spin current needed for switching; Iout, outgoing current through RL, which is the load resistance (the load can be another spin switch or circuitry); β, ratio (in magnitude) between I'S and Iin, G, sum of the conductances of the two magnetic tunnel junctions, and ΔG is the difference.

Figure 3

Figure 4. (a) Spin-polarized scanning tunneling microscope (SP-STM) image (25 nm × 20 nm) of fabricated nanomagnets consisting of indirect exchange-coupled Fe atoms on Cu(111). (b–c) Magnetization states from an Ising model (left, partly degenerate) and spin-polarized scanning tunneling spectroscopy images (right) of chains of antiferromagnetically coupled Fe atoms with a length of six (b) and seven (c) atoms. The distance between individual Fe atoms is 1 nm. (d–f): Degenerate magnetization states from an Ising model for an array of 12 antiferromagnetically coupled atoms at magnetic fields (B), as indicated by the arrows in (1–m). (g–k) Five SP-STM images of a kagomé lattice unit of Fe atoms recorded at B-fields of –2 T, –1 T, 0 T, +1 T, and +2 T, respectively, as indicated by the dashed lines in (l–m). The distance between individual Fe atoms is 1 nm. (l–m): Magnetization curves measured on the kagomé atoms (corresponding to the red circles for (l) and the blue circles for (m) in the inset of (l)). Thick colored lines in the magnetization plots show magnetization curves as calculated from an Ising model.24 Note: I, spin-resolved tunneling current; V, applied sample bias voltage.

Figure 4

Figure 5. (a) Device concept for all-spin atomic-scale logic: Two chains of antiferromagnetically coupled magnetic atoms (yellow spheres) on a nonmagnetic metallic substrate are exchange-coupled to two “input islands” (1, 2) of different size, consisting of patches of ferromagnetic layers. The “input atom” (1, 2) of each spin lead and the final “output atom” form a magnetically frustrated triplet with an antiferromagnetic coupling, which constitutes the logic gate. The field pulse Bpulse is used to switch the inputs. The magnetic tip of a scanning tunneling microscope is used to construct and characterize the device. (b–e) Side-view of 3D topographs colored with simultaneously measured spin-polarized scanning tunneling spectroscopy images of the constructed OR-gate for all four possible input permutations. By applying out-of-plane magnetic field pulses of different strength and direction, each input island can be controllably switched, and the two spin leads transmit the information to their end atoms. The spin state of the output atom in the gate triplet responds accordingly, thereby reflecting the logic operation OR.16 The color bar indicates low values (bottom) to high values (top).