Hostname: page-component-74656f9884-c52kr Total loading time: 0 Render date: 2026-11-06T23:11:04.460Z Has data issue: false hasContentIssue false

Sideband stabilization in the presence of LO phase noise: analysis and system demonstrator

Published online by Cambridge University Press:  06 December 2013

Friederike Brendel*
Affiliation:
Institut für Hochfrequenztechnik d Elektronik at the Karlsruhe Institute of Technology, D-76131 Karlsruhe, Germany
Thomas Zwick
Affiliation:
Institut für Hochfrequenztechnik d Elektronik at the Karlsruhe Institute of Technology, D-76131 Karlsruhe, Germany
Julien Poëtte
Affiliation:
Institut de Microélectronique, Electro-magnétisme et Photonique, F-38016 Grenoble cedex 1, France
Béatrice Cabon
Affiliation:
Institut de Microélectronique, Electro-magnétisme et Photonique, F-38016 Grenoble cedex 1, France
*
Corresponding author: F. Brendel Email: fbrendel@radiomatic.com
Rights & Permissions [Opens in a new window]

Abstract

We present a technique allowing the stabilization and tuning of a modulation sideband in the presence of high-carrier frequency jitter and increased carrier phase noise. This technique is of particular interest in communication systems where oscillators providing the carrier signal cannot be stabilized by a conventional phase-locked loop, such as systems relying on low-cost optical LO generation techniques. The results obtained in simulation are validated by measurements carried out on a modular system demonstrator.

Information

Type
Research Paper
Copyright
Copyright © Cambridge University Press and the European Microwave Association 2013 
Figure 0

Fig. 1. Impact of phase noise on EVM. Dashed line: ideal case, no phase noise.

Figure 1

Fig. 2. Transmitter architecture: stabilization principle. Letter A–D correspond to points A–D in Fig. 3.

Figure 2

Fig. 3. Photo of PLL Demonstrator. Not shown in the picture: up-conversion stage (Anritsu 6877B and mixer at input C). Compare points A–D to letters A–D in Fig. 2.

Figure 3

Table 1. Parameters

Figure 4

Fig. 4. Circuit equivalent for phase noise analysis, corresponds to dashed box “modified PLL architecture” in fig. 2.

Figure 5

Fig. 5. Simulations. Dashed curve corresponds to the sideband phase psd when PLL is inactive. Bold black curve corresponds to the simulated curve for the PLL demonstrator as prepared. (a) N variation, (b) Kp variation, (c) NF variation, (d) Comparison: PLL as realized and possible improvements.

Figure 6

Fig. 6. Measurements with and without GN modulation, PLL active and inactive. (a) Comparison of simulated (dashed line) and measured (solid line) phase power spectral densities. No additional phase noise. (b) Measurements, PLL active and inactive. GN modulation with Df = 80 kHz. Phase noise suppression of 40 dB in the proximity of the center frequency.

Figure 7

Fig. 7. EVM analysis