Hostname: page-component-74656f9884-skzmx Total loading time: 0 Render date: 2026-11-06T10:48:48.609Z Has data issue: false hasContentIssue false

Design of dual/tri-frequency impedance transformer with ultra-high transforming ratio

Published online by Cambridge University Press:  29 September 2017

Rusan Kumar Barik*
Affiliation:
Indian Institute of Information Technology Design & Manufacturing Kancheepuram, Chennai 600127, India
S. S. Karthikeyan
Affiliation:
Indian Institute of Information Technology Design & Manufacturing Kancheepuram, Chennai 600127, India
*
Corresponding author: R. K. Barik Email: edm15d003@iiitdm.ac.in
Rights & Permissions [Opens in a new window]

Abstract

In this article, the design of a new dual-band impedance transformer with ultra-high transforming ratio (UHTR) is presented. The closed-form expressions are derived analytically using a lossless transmission-line theory. To practically validate the proposed design concept, two examples of dual-band transformer working at smaller and larger frequency ratios are designed for different load impedance of 500, 1000, and 1500 Ω. Finally, three prototypes of dual-band transformer with UHTR are designed, fabricated, and tested. For all these prototypes, different frequency ratios (two operating frequencies can be chosen arbitrarily) are considered. The measured return loss of the prototypes is better than 15 dB at all the operating frequencies. The measured results are matched very closely with the simulated results. This design is then extended to match a complex load at two different frequencies. The multi-band characteristic is obtained by decomposing a shorted stub into a stepped impedance section of the proposed structure. With the necessary derivation and analysis, a tri-frequency matching network is designed for a transforming ratio of 10.

Information

Type
Research Papers
Copyright
Copyright © Cambridge University Press and the European Microwave Association 2017 
Figure 0

Fig. 1. Schematic representation of the proposed dual-band impedance transformer.

Figure 1

Fig. 2. The impedance values of the proposed DBIT for different load (ZL). (a) Plot of ZR versus smaller frequency ratios (f2/f1) and (b) plot of ZS versus smaller frequency ratios (f2/f1).

Figure 2

Fig. 3. The impedance values of the proposed DBIT for different load (ZL). (a) Plot of ZR versus larger frequency ratios (f2/f1) and (b) plot of ZS versus larger frequency ratios (f2/f1).

Figure 3

Table 1. Calculation of the realizable frequency band ratios.

Figure 4

Table 2. Design parameters of the proposed unit and previously reported structures.

Figure 5

Fig. 4. Theoretically calculated S11 of the DBIT with transforming ratios of 10, 20, and 30. (a) For a smaller frequency band ratio of 1.6 and (b) for a larger frequency band ratio of 4.

Figure 6

Table 3. Design parameters of the proposed UHTR-DBIT for smaller and larger frequency ratios.

Figure 7

Fig. 5. Schematic layout of the proposed dual-band matching network for a complex load.

Figure 8

Fig. 6. Circuit simulated return loss of the proposed dual-band matching network for a complex load (200 + j185.9 Ω).

Figure 9

Table 4. Design parameters of the proposed DBIT for a complex load.

Figure 10

Fig. 7. Schematic representation of the proposed tri-band matching network.

Figure 11

Fig. 8. Circuit simulated return loss of the proposed tri-band matching network for a transforming ratio of 10.

Figure 12

Table 5. Design parameters of the proposed tri-frequency matching network.

Figure 13

Fig. 9. Photograph of the fabricated UHTR-DBITs for real load impedances of ZL = 500, 1000, and 1500 Ω.

Figure 14

Table 6. Design parameters of the fabricated UHTR-DBITs.

Figure 15

Table 7. Physical dimensions of the fabricated UHTR-DBITs.

Figure 16

Fig. 10. Simulated and measured return loss of the proposed DBIT for a real load impedance of ZL = 500 Ω.

Figure 17

Fig. 11. Simulated and measured return loss of the proposed DBIT for a real load impedance of ZL = 1000 Ω.

Figure 18

Fig. 12. Simulated and measured return loss of the proposed DBIT for a real load impedance of ZL = 1500 Ω.

Figure 19

Table 8. Simulated and measured S11 comparison.

Figure 20

Table 9. Simulated and measured bandwidth comparison.

Figure 21

Table 10. Comparison of impedance transforming ratios with previous reported works.