Hostname: page-component-74656f9884-2dmjx Total loading time: 0 Render date: 2026-11-07T08:29:42.035Z Has data issue: false hasContentIssue false

Validation and verification issues in a timeline-based planning system

Published online by Cambridge University Press:  01 September 2010

Amedeo Cesta*
Affiliation:
Consiglio Nazionale delle Ricerche, Istituto di Scienze e Tecnologie della Cognizione, Via S.Martino della Battaglia 44, I-00185 Rome, Italy; e-mail: name.surname@istc.cnr.it
Alberto Finzi*
Affiliation:
Dipartimento di Scienze Fisiche, Universitá adi Napoli “Federico Secondo”, Via Cinthia, I-80126 Naples, Italy; e-mail: finzi@na.infn.it
Simone Fratini*
Affiliation:
Consiglio Nazionale delle Ricerche, Istituto di Scienze e Tecnologie della Cognizione, Via S.Martino della Battaglia 44, I-00185 Rome, Italy; e-mail: name.surname@istc.cnr.it
Andrea Orlandini*
Affiliation:
Dipartimento di Informatica e Automazione, Universitá adi Roma Tre, Via della Vasca Navale 79, I-00146 Rome, Italy; e-mail: orlandin@dia.uniroma3.it
Enrico Tronci*
Affiliation:
Dipartimento di Informatica, Universitá adi Roma “La Sapienza”, Via Salaria 198, I-00198 Rome, Italy; e-mail: tronci@di.uniroma1.it
Rights & Permissions [Opens in a new window]

Abstract

To foster effective use of artificial intelligence planning and scheduling (P&S) systems in the real world, it is of great importance to both (a) broaden direct access to the technology for the end users and (b) significantly increase their trust in such technology. Automated P&S systems often bring solutions to the users that are neither ‘obvious’ nor immediately acceptable to them. This is because these tools directly reason on causal, temporal, and resource constraints; moreover, they employ resolution processes designed to optimize the solution with respect to non-trivial evaluation functions. Knowledge engineering environments aim at simplifying direct access to the technology for people other than the original system designers, while the integration of validation and verification (V&V) capabilities in such environments may potentially enhance the users’ trust in the technology. Somehow, V&V techniques may represent a complementary technology, with respect to P&S, that contributes to developing richer software environments to synthesize a new generation of robust problem-solving applications. The integration of V&V and P&S techniques in a knowledge engineering environment is the topic of this paper. In particular, it analyzes the use of state-of-the-art V&V technology to support knowledge engineering for a timeline-based planning system called MrSPOCK. The paper presents the application domain for which the automated solver has been developed, introduces the timeline-based planning ideas, and then describes the different possibilities to apply V&V to planning. Hence, it continues by describing the step of adding V&V functionalities around the specialized planner, MrSPOCK. New functionalities have been added to perform both model validation and plan verification. Lastly, a specific section describes the benefits as well as the performance of such functionalities.

Information

Type
Articles
Copyright
Copyright © Cambridge University Press 2010
Figure 0

Figure 1 Legal transitions on the state variable describing the operational mode of the spacecraft

Figure 1

Figure 2 Timeline synchronizations

Figure 2

Figure 3 ddl.3 specifications of a state variable and a synchronization constraint

Figure 3

Figure 4 The knowledge engineering support architecture

Figure 4

Figure 5 Validation architecture exploiting model checking

Figure 5

Figure 6 An algorithm for mapping a timeline-based domain model into a model checkers model

Figure 6

Figure 7 NuSMV module definition for the OPERATIVE MODE state variable

Figure 7

Figure 8 UPPAAL monitor module definition. The monitor synchronizes transitions with state variable automata transitions through the pulse channel

Figure 8

Figure 9 The extended algorithm for mapping a timeline-based domain and plan model into a model checkers model

Figure 9

Figure 10 NuSMV module extended definition for monitor

Figure 10

Figure 11 Domain encoding times to UPPAAL and NuSMV input models

Figure 11

Figure 12 UPPAAL and NuSMV verification performances