Hostname: page-component-74656f9884-rdgjk Total loading time: 0 Render date: 2026-11-08T08:02:43.973Z Has data issue: false hasContentIssue false

The effect of polymer hardness, pore size, and porosity on the performance of thermoplastic polyurethane-based chemical mechanical polishing pads

Published online by Cambridge University Press:  03 July 2013

Abaneshwar Prasad*
Affiliation:
Cabot Microelectronics Corporation, 870 North Commons Drive, Aurora, Illinois 605404
George Fotou*
Affiliation:
Cabot Microelectronics Corporation, 870 North Commons Drive, Aurora, Illinois 605404
Shoutian Li
Affiliation:
Cabot Microelectronics Corporation, 870 North Commons Drive, Aurora, Illinois 605404
*
a)Address all correspondence to these author. e-mail: abaneshwar_prasad@cabotcmp.com

Abstract

Solid-state microcellular foaming (SSMF) process was used to produce porous chemical mechanical polishing (CMP) pads in a variety of pore size and porosity range, using a variety of thermoplastic polyurethane (TPU) resin hardness. By controlling the pore size, porosity, and pad hardness, one is able to manufacture CMP pads that offer tunable pad properties. A brief introduction to the SSMF manufacturing process and thereby, unique microstructures created is first addressed followed by inner layer dielectric (ILD) CMP results, describing the effects of top TPU foam sheet properties, such as hardness, pore size, and porosity on ILD removal rate (RR) and wafer defects. Softer TPU-based porous pads showed significantly lower wafer scratch counts, while only a moderate increase in the ILD RR was seen with increasing resin hardness for similar pore size and porosity pads. Pore size has insignificant influence on wafer defect count but has significant influence on the ILD RR profile. CMP pads made from small pore size foams cause a nonflat RR profile.

Keywords

Information

Type
Invited Papers
Copyright
Copyright © Materials Research Society 2013 
Figure 0

FIG. 1. A schematic diagram of a CMP polisher.

Figure 1

FIG. 2. Cross-sectional SEM micrographs of two types of commercially available CMP pads: (a) IC 1010 (top pad Shore hardness of 65D) and (b) Fujibo (top pad Shore hardness of 20A).

Figure 2

TABLE I. TPU resin molecular characteristic and thermal properties.

Figure 3

TABLE II. Selected TPU SSMF process conditions used to produce CMP pad specimens.

Figure 4

TABLE III. TPU foam processing conditions and resulting foam physical properties.a

Figure 5

FIG. 3. Cross-sectional SEM micrographs of TPU foamed samples of 87 Shore A hardness resin that was foamed using a commercial pressure vessel depicting typical foam morphology with a nonporous or skin layer at the top and bottom surface of the foamed sheet. In this particular example, skin layer thickness is 250 μm at the both top and bottom surface of the foam and the foamed area has a thickness of 1250 μm.

Figure 6

FIG. 4. Cross-sectional SEM micrographs of foamed TPU samples: (a) 42D-A, (b) 60D-B, and (c) 72D-C, where the nonporous layer was removed by the buffing process from the top and bottom surface of the foamed sheet.

Figure 7

FIG. 5. Cross-sectional SEM micrographs of foamed TPU samples of 72 Shore D resin hardness depicting various pore sizes for a similar % P that can be obtained via the SSMF process. Samples (a) 72D-D, pore size = 2 μm; (b) 72D-G, pore size = 47 μm; and (c) 72D–H, pore size = 106 μm. Please note that the SEM images are not to the same scale.

Figure 8

FIG. 6. Cross-sectional SEM micrographs of foamed TPU samples of 87 Shore A resin hardness depicting various % P that can be obtained for a similar average pore size via the SSMF process. (a) Sample 42D-L, % P = 10, pore size = 6 μm; (b) sample 42D-M, % P = 27, pore size = 5 μm; and (c) sample 42D-N, % P = 45, pore size = 6 μm.

Figure 9

FIG. 7. Pore size distribution for selected foamed TPU samples (42D-A, 60D-B, 72D-C, 72D-E, and 72D-H).

Figure 10

FIG. 8. Effect of resin hardness on the TEOS RR for similar porosity and pore size pad samples (See Table I for resin hardness of samples 42D-A, 60D-B, and 72D-C).

Figure 11

FIG. 9. Effect of resin hardness on total defect count of a TEOS wafer for a similar porosity and pore size pad samples (See Table I for the resin hardness of samples 42D-A, 60D-B, and 72D-C and Table III for % P and pad hardness).

Figure 12

FIG. 10. Effect of pad resin hardness on the TEOS RR profile for similar porosity and pore size pad samples. (a) Sample 42D-A, (b) sample 60D-B, and (c) sample 72D-C. X-axis represents the wafer thickness measurement location from the center of the wafer toward the edge of a 200-mm diameter size wafer.

Figure 13

FIG. 11. (a) Plot of TPU foam storage modulus, E′(bulk modulus) as a function of % P for a TPU resin hardness of 72 Shore D. (b) Plot of reduced TPU foam storage modulus, E′ as a function of square of reduced foam density.

Figure 14

FIG. 12. (a) Plot of TPU foam sheet hardness (bulk hardness) as a function of % P for a TPU resin hardness of 72 Shore D. (b) Plot of reduced TPU foam hardness as a function of square of reduced foam density.

Figure 15

FIG. 13. Effect of pore size on the RR profile for a similar % P and foamed pad hardness samples. (a) Sample 72D-D, % P = 18, pore size = 2 μm; (b) sample 72D-G, % P = 15, pore size = 47 μm; and (c) sample 72D-H, % P = 14, pore size = 106 μm. X-axis represents the wafer thickness measurement location from the center of the wafer toward the edge of a 200-mm diameter size wafer.

Figure 16

FIG. 14. Effect of average pore size on normalized wafer defect count for samples 72D-E, 72D-I, and D100 (defects were normalized with respect to the defect counts observed for the control D100 pad sample polished under identical conditions). All the TPU polishing pad samples used here have fixed resin hardness of 72D and similar % P.

Figure 17

FIG. 15. Effect of % P on the TEOS RR. (a) Sample 72D-G, % P = 15; (b) sample 72D-K, % P = 35; and (c) sample 72D-J, % P = 45.

Figure 18

FIG. 16. Effect of % P on the TEOS RR profile. (a) Sample 72D-G, % P = 15; (b) sample 72D-K, % P = 35; and (c) sample 72D-J, % P = 45. X-axis represents the wafer thickness measurement location from the center of the wafer toward the edge of a 200-mm diameter size wafer.