Book contents
- Frontmatter
- Dedication
- Contents
- Preface
- Acknowledgments
- Disclaimer
- 1Introduction
- 2Electrostatic Discharge Characterization Methods
- 3Process Technology Impact
- 4Design of Electrostatic Discharge Protection Devices
- 5High-Current Electrostatic Discharge Behavior
- 6Advanced Input/Output Electrostatic Design
- 7Ultra-Large-Scale Integration CMOS Technologies
- 8Electrostatic Discharge Basics of Aluminum Gallium Nitride/Gallium Nitride High-Electron Mobility Transistors
- 9Basics of 1D/2D Materials, Thin Film Transistors and Their Electrostatic Discharge Failures
- 10Challenges in Novel Packaging Technologies
- Glossary
- Index
- References
4 - Design of Electrostatic Discharge Protection Devices
Published online by Cambridge University Press: 18 July 2026
Book contents
- Frontmatter
- Dedication
- Contents
- Preface
- Acknowledgments
- Disclaimer
- 1Introduction
- 2Electrostatic Discharge Characterization Methods
- 3Process Technology Impact
- 4Design of Electrostatic Discharge Protection Devices
- 5High-Current Electrostatic Discharge Behavior
- 6Advanced Input/Output Electrostatic Design
- 7Ultra-Large-Scale Integration CMOS Technologies
- 8Electrostatic Discharge Basics of Aluminum Gallium Nitride/Gallium Nitride High-Electron Mobility Transistors
- 9Basics of 1D/2D Materials, Thin Film Transistors and Their Electrostatic Discharge Failures
- 10Challenges in Novel Packaging Technologies
- Glossary
- Index
- References
Summary
This chapter presents a comprehensive overview of ESD protection device design, emphasizing both fundamental concepts and advanced implementations. It begins by discussing key design parameters such as second breakdown current (It2), turn-on resistance, and clamping voltage critical to the selection and performance of protection devices. Design strategies are explored for HBM and CDM compliance, highlighting challenges in multi-domain and high-speed circuits. Various protection devices – including diodes, NMOS snapback devices, gate- and substrate-triggered MOS, and silicon controlled rectifiers (SCRs) like LVTSCR and DTSCR – are examined for their triggering behavior, current handling, and layout considerations. Emphasis is placed on optimizing layouts to improve uniform triggering and reduce latch-up risks. The chapter also explores non-snapback rail clamp techniques, voltage-tolerant IO designs, and high-voltage protection using DeMOS and LDMOS structures. Strategies for preventing latch-up and signal-induced EOS are presented, underscoring the importance of circuit partitioning and guard ring design. With evolving semiconductor technologies, the chapter underscores the need for device physics-informed design methodologies for robust and scalable ESD protection.
Keywords
Electrostatic Discharge (ESD)Second Breakdown CurrentSnapback DevicesGrounded Gate NMOS (GGNMOS)Gate Coupled NMOS (GCNMOS)Low-Voltage Trigger SCR (LVTSCR)Diode-Triggered SCR (DTSCR)ProtectionRail ClampSubstrate TriggerVoltage-Tolerant Input/Output (IO)High-Voltage ProtectionDrain-extended MOS (DeNMOS)Laterally-diffused MOS (LDMOS)ESD LayoutLatch-up Prevention.
Information
- Type
- Chapter
- Information
- High Current ESDPhysics and Design, pp. 86 - 118Publisher: Cambridge University PressPrint publication year: 2026
References
[1] Dabral, S. and Maloney, T.. Basic ESD and I/O Design. Wiley-Interscience, January 1998.Google Scholar
[2] Amerasekera, A. and Duvvury, C.. ESD In Silicon Integrate Circuits. John Wiley & Sons, 2 edition, 2002.Google Scholar
[4] Okushima, M., Kitayama, T., Kobayashi, S., Kato, T., and Hirata, M.. Cross domain protection analysis and verification using whole chip ESD simulation. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010, pages 1–8, 2010.Google Scholar
[5] Huh, Y., Bendix, P., Min, K., Chen, J.-W., Narayan, R., Johnson, L. D., and Voldman, S. H.. ESD-induced internal core device failure: New failure modes in system-on-chip (SOC) designs. In Fifth International Workshop on System-on-Chip for Real-Time Applications (IWSOC’05), pages 47–53, 2005.CrossRefGoogle Scholar
[6] Worley, E. R.. Distributed gate ESD network architecture for inter-power domain signals. In 2004 Electrical Overstress/Electrostatic Discharge Symposium, pages 1–10, 2004.CrossRefGoogle Scholar
[7] Ker, M.-D., Chang, C.-Y., and Chang, Y.-S.. ESD protection design to overcome internal damages on interface circuits of CMOS IC with multiple separated power pins. In 15th Annual IEEE International ASIC/SOC Conference, pages 234–238, 2002.Google Scholar
[8] ANSIANSI/ESDA/JEDEC JS-001-2012 ESDA/JEDEC Joint Standard for Electrostatic Discharge Sensitivity Testing – Human Body Model (HBM) – Component Level. www.esda.org/standards.Google Scholar
[9] Duvvury, C., Rountree, R. N., and Adams, O.. Internal chip ESD phenomena beyond the protection circuit. IEEE Transactions on Electron Devices, 35(12):2133–2139, 1988.CrossRefGoogle Scholar
[10] Chaine, M., Smith, S., and Bui, A.. Unique ESD failure mechanisms during negative to wc 13bm tests. In Proceedings Electrical Overstress/Electrostatic Discharge Symposium, pages 346–355. IEEE, 1997.CrossRefGoogle Scholar
[11] Kunz, H., Steinhoff, R., Duvvury, C., Boselli, G., and Ting, L.. The effect of high pin-count ESD tester parasitics on transiently triggered ESD clamps. In 2004 Electrical Overstress/Electrostatic Discharge Symposium, pages 1–7, 2004.CrossRefGoogle Scholar
[12] Duvvury, C. and Diaz, C.. Dynamic gate coupling of NMOS for efficient output ESD protection. In 30th Annual Proceedings Reliability Physics 1992, pages 141–150, 1992.CrossRefGoogle Scholar
[13] Chen, J. Z., Amerasekera, A., and Duvvury, C.. Design methodology for optimizing gate driven ESD protection circuits in submicron CMOS processes. In Proceedings Electrical Overstress/Electrostatic Discharge Symposium, pages 230–239, 1997.CrossRefGoogle Scholar
[14] Duvvury, C., Ramaswamy, S., Amerasekera, A., Cline, R. A., Andresen, B. H., and Gupta, V.. Substrate pump NMOS for ESD protection applications. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476), pages 7–17, 2000.CrossRefGoogle Scholar
[15] Amerasekera, A., Duvvury, C., Reddy, V., and Rodder, M.. Substrate triggering and salicide effects on ESD performance and protection circuit design in deep submicron CMOS processes. In Proceedings of International Electron Devices Meeting, pages 547–550, 1995.CrossRefGoogle Scholar
[16] Lin, J., Duvvury, C., Haroun, B., Oguzman, I., and Somayaji, A.. A fail-safe ESD protection circuit with 230 fF linear capacitance for high-speed/high-precision 0.18/spl mu/m CMOS I/O application. In Digest. International Electron Devices Meeting, pages 349–352, 2002.CrossRefGoogle Scholar
[17] Jahanzeb, A., Duvvury, C., Cline, R., Sterrantino, S., Kothamasu, S., and Somayaji, A.. High voltage ESD protection strategies for USB and PCI applications for 180nm/130nm/90nm CMOS technologies. In 2006 Electrical Overstress/Electrostatic Discharge Symposium, pages 222–230, 2006.Google Scholar
[18] Lin, Y.-Y., Duvvury, C., Jahanzeb, A., and Vassilev, V.. Diode isolation concept for low voltage and high voltage protection applications. In 2009 31st EOS/ESD Symposium, pages 1–7, 2009.Google Scholar
[19] Rountree, R., Duvvury, C., Maki, T., and Stiegler, H.. A process tolerant input protection circuit for advanced CMOS processes, 1988.Google Scholar
[20] Chatterjee, A. and Polgreen, T.. A low-voltage triggering SCR for on-chip ESD protection at output and input pads. In Digest of Technical Papers. 1990 Symposium on VLSI Technology, pages 75–76, 1990.Google Scholar
[21] Mergens, M. P. J., Russ, C. C., Verhaege, K. G., Armer, J., Jozwiak, P. C., Mohn, R., Keppens, B., and Trinh, C. S.. Diode-triggered SCR (DtSCR) for RF-ESD protection of BICMOS sige HBTS and CMOS ultra-thin gate oxides. In IEEE International Electron Devices Meeting 2003, pages 21.3.1–21.3.4, 2003.CrossRefGoogle Scholar
[22] Ginawi, A. Y., Gauthier, R., and Xia, T.. Investigation of diode triggered silicon control rectifier turn-on time during ESD events. In 2017 30th IEEE International System-on-Chip Conference (SOCC), pages 175–178, 2017.CrossRefGoogle Scholar
[23] Ker, M.-D. and Hsu, K.-C.. Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits. IEEE Transactions on Device and Materials Reliability, 5(2):235–249, 2005.Google Scholar
[24] Duvvury, C. and Amerasekera, A.. Advanced CMOS protection device trigger mechanisms during CDM. IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C, 19(3):169–177, 1996.Google Scholar
[25] Worley, E. R., Gupta, R., Jones, B., Kjar, R., Nguyen, C., and Tennyson, M.. Sub-micron chip ESD protection schemes which avoid avalanching junctions. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings, pages 13–20, 1995.CrossRefGoogle Scholar
[26] Miller, J. W., Stockinger, M., Ruth, S., Gerdemann, A., Etherton, M., and Moosa, M.. RC triggered active ESD clamps; How should they behave under powered conditions? In 2014 IEEE International Conference on IC Design & Technology, pages 1–5, 2014.CrossRefGoogle Scholar
[27] Li, J., Gauthier, R., and Rosenbaum, E.. A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection. In 2004 Electrical Overstress/Electrostatic Discharge Symposium, pages 1–7, 2004.CrossRefGoogle Scholar
[28] Smith, J. C. and Boselli, G.. A MOSFET power supply clamp with feedback enhanced triggering for ESD protection in advanced CMOS technologies. In 2003 Electrical Overstress/Electrostatic Discharge Symposium, pages 1–9, 2003.Google Scholar
[29] Jahanzeb, A., Lou, L., Duvvury, C., Torres, C., and Morrison, S.. TLP characterization for testing system level ESD performance. In Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2010, pages 1–8, 2010.Google Scholar
[30] Salcedo-Suner, J., Cline, R., Duvvury, C., Cadena-Hernandez, A., Ting, L., and Schichl, J.. A new I/O signal latchup phenomenon in voltage tolerant ESD protection circuits. In 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual, pages 85–91, 2003.CrossRefGoogle Scholar
[31] Chatterjee, A., Pendharkar, S., Lin, Y.-Y., Duvvury, C., and Banerjee, K.. An insight into the high current ESD behavior of drain extended NMOS (DENMOS) devices in nanometer scale CMOS technologies. In 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual, pages 608–609, 2007.CrossRefGoogle Scholar
[32] Shrivastava, M., Russ, C., Gossner, H., Bychikhin, S., Pogany, D., and Gornik, E.. ESD robust DEMOS devices in advanced CMOS technologies. In EOS/ESD Symposium Proceedings, pages 1–10, 2011.Google Scholar
[33] Boselli, G., Vassilev, V., and Duvvury, C.. Drain extended NMOS high current behavior and ESD protection strategy for HV applications in sub-100 nm CMOS technologies. In 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual, pages 342–347, 2007.CrossRefGoogle Scholar
[34] Duvvury, C., Carvajal, F., Jones, C., and Briggs, D.. Lateral DMOS design for ESD robustness. In International Electron Devices Meeting. IEDM Technical Digest, pages 375–378, 1997.CrossRefGoogle Scholar
[35] Lee, J.-H., Shih, J. R., Tang, C. S., Liu, K. C., Wu, Y. H., Shiue, R. Y., Ong, T. C., Peng, Y. K., and Yue, J. T.. Novel ESD protection structure with embedded SCR LDMOS for smart power technology. In 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No. 02CH37320), pages 156–161. IEEE, 2002.Google Scholar
[36] International Organization For Standardization. ISO 7637-2: Road Vehicles – Electrical Disturbance by Conduction and Coupling. January 1990.Google Scholar
Accessibility standard: Inaccessible, or known limited accessibility
Why this information is here
This section outlines the accessibility features of this content - including support for screen readers, full keyboard navigation and high-contrast display options. This may not be relevant for you.Accessibility Information
The PDF of this chapter is known to have missing or limited accessibility features. We may be reviewing its accessibility for future improvement, but final compliance is not yet assured and may be subject to legal exceptions. If you have any questions, please contact accessibility@cambridge.org.
Content Navigation
Table of contents navigation
Allows you to navigate directly to chapters, sections, or non‐text items through a linked table of contents, reducing the need for extensive scrolling.
Allows you to navigate directly to chapters, sections, or non‐text items through a linked table of contents, reducing the need for extensive scrolling.
Index navigation
Provides an interactive index, letting you go straight to where a term or subject appears in the text without manual searching.
Provides an interactive index, letting you go straight to where a term or subject appears in the text without manual searching.